# MAGNACHIP SEMICONDUCTOR LTD. 8-BIT SINGLE-CHIP MICROCONTROLLERS

# GMS81C1404 GMS81C1408

User's Manual (Ver. 1.3)



Version 1.3

Published by

MCU Application Team

©2004 MagnaChip Semiconductor Ltd. All right reserved.

Additional information of this manual may be served by MagnaChip Semiconductor offices in Korea or Distributors and Representatives. MagnaChip Semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, MagnaChip Semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.



1. OVERVIEW1	RC and RCIO registers	38
Description1	RD and RDIO registers	39
Features1	11. CLOCK GENERATOR	40
Development Tools2	Oscillation Circuit	
Ordering Information2	12. Basic Interval Timer	
2. BLOCK DIAGRAM3	13. TIMER / COUNTER	
3. PIN ASSIGNMENT4	8-bit Timer/Counter Mode	
4. PACKAGE DIAGRAM5	16-bit Timer/Counter Mode	
	8-bit Compare Output (16-bit)	
5. PIN FUNCTION6	8-bit Capture Mode	
6. PORT STRUCTURES8	16-bit Capture Mode	
7. ELECTRICAL CHARACTERISTICS	PWM Mode	
(GMS81C1404/GMS81C1408)12 Absolute Maximum Ratings12	14. Serial Peripheral Interface	
Recommended Operating Conditions12	15. Buzzer Output function	53
A/D Converter Characteristics12	16. ANALOG TO DIGITAL CONVERTER	
DC Electrical Characteristics13	17. INTERRUPTS	
AC Characteristics14	Interrupt Sequence	
Typical Characteristics15	BRK Interrupt	
8. ELECTRICAL CHARACTERISTICS	Multi Interrupt	
(GMS87C1404/GMS87C1408)17	External Interrupt	
Absolute Maximum Ratings 17	18. WATCHDOG TIMER	
Recommended Operating Conditions17		
A/D Converter Characteristics17	19. Power Saving Mode	
DC Electrical Characteristics18	Stop Mode	
AC Characteristics19	STOP Mode using Internal RCWDT	
Typical Characteristics20	Wake-up Timer Mode	
9. MEMORY ORGANIZATION22	Minimizing Current Consumption	
Registers22	20. RESET	71
Program Memory24	21. POWER FAIL PROCESSOR	72
Data Memory27	22. OTP PROGRAMMING (GMS87C1404/	
Addressing Mode31	GMS87C1408 only)	74
10. I/O PORTS35	DEVICE CONFIGURATION AREA	74
RA and RAIO registers35	A. INSTRUCTION MAP	i
RB and RBIO registers36	B. INSTRUCTION SET	ii





# GMS81C1404 / GMS81C1408

# **CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER**

#### 1. OVERVIEW

#### 1.1 Description

The GMS81C1404 and GMS81C1408 are an advanced CMOS 8-bit microcontroller with 4K/8K bytes of ROM. The MagnaChip semiconductor's GMS81C1404 and GMS81C1408 are a powerful microcontroller which provides a highly flexible and cost effective solution to many small applications such as controller for battery charger. The GMS81C1404 and GMS81C1408 provide the following standard features: 4K/8K bytes of ROM, 192 bytes of RAM, 8-bit timer/counter, 8-bit A/D converter, 10-bit high speed PWM output, programmable buzzer driving port, 8-bit serial communication port, on-chip oscillator and clock circuitry. In addition, the GMS81C1404 and GMS81C1408 supports power saving modes to reduce power consumption.

Device name	ROM Size	EPROM Size	RAM Size	Operatind Voltage	Package
GMS81C1404	4K bytes	-	192bytes	2.2 ~ 5.5V	28 SKDIP or SOP
GMS81C1408	8K bytes	-	192bytes	2.2 ~ 5.5V	28 SKDIP or SOP
GMS87C1404	-	4K bytes	192bytes	2.5 ~ 5.5V	28 SKDIP or SOP
GMS87C1408	-	8K bytes	192bytes	2.5 ~ 5.5V	28 SKDIP or SOP

#### 1.2 Features

- 4K/8K Bytes On-chip Program Memory
- 192 Bytes of On-chip Data RAM (Included stack memory)
- Instruction Cycle Time:
  - 250nS at 8MHz
- 23 Programmable I/O pins (LED direct driving can be source and sink)
- 2.2V to 5.5V Wide Operating Range
- One 8-bit A/D Converter
- · One 8-bit Basic Interval Timer
- Four 8-bit Timer / Counters
- Two 10-bit High Speed PWM Outputs
- Watchdog timer (can be operate with internal RC-oscillation)

- One 8-bit Serial Peripheral Interface
- Twelve Interrupt sources
  - External input: 4
  - A/D Conversion: 1
  - Serial Peripheral Interface: 1
  - Timer: 6
- One Programmable Buzzer Driving port
  - 500Hz ~ 130kHz
- Oscillator Type
  - Crystal
  - Ceramic Resonator
- Noise Immunity Circuit
  - Power Fail Processor
- Power Down Mode
  - STOP mode
  - Wake-up Timer mode



# 1.3 Development Tools

The GMS81C1404 and GMS81C1408 are supported by a full-featured macro assembler, an in-circuit emulator CHOICE-Dr  $^{\text{TM}}$ .


In Circuit Emulators	CHOICE-Dr.
Assembler	HME Macro Assembler
OTP Writer	Single Writer : Dr. Writer
	4-Gang Writer : Dr.Gang
OTP Devices	GMS87C1404 SK (Skinny DIP) GMS87C1404 D (SOP) GMS87C1408 SK (Skinny DIP) GMS87C1408 D (SOP)

# 1.4 Ordering Information

ROM Size	Package Type	Ordering Device Code	Operating Temperature	
	28SKDIP	GMS81C1404 SK	20 - 1950	
Alk buton	28SOP	GMS81C1404 D	-20 ~ +85°C	
4K bytes	28SKDIP	GMS81C1404E SK	-40 ~ +85°C	
	28SOP	GMS81C1404E D	-40 ~ +05°C	
	28SKDIP	GMS81C1408 SK	00 1050	
	28SOP	GMS81C1408 D	-20 ~ +85°C	
8K bytes	28SKDIP	GMS81C1408E SK	40 +0500	
	28SOP	GMS81C1408E D	-40 ~ +85°C	
AlC hydro (OTD)	28SKDIP	GMS87C1404 SK		
4K bytes (OTP)	28SOP	GMS87C1404 D	20 10500	
8K bytes (OTP)	28SKDIP	GMS87C1408 SK	-20 ~ +85°C	
	28SOP	GMS87C1408 D		





# 2. BLOCK DIAGRAM






#### 3. PIN ASSIGNMENT







# 4. PACKAGE DIAGRAM





#### 5. PIN FUNCTION

V<sub>DD</sub>: Supply voltage.V<sub>SS</sub>: Circuit ground.

**RESET**: Reset the MCU.

 $X_{IN}$ : Input to the inverting oscillator amplifier and input to the internal main clock operating circuit.

**X**<sub>OUT</sub>: Output from the inverting oscillator amplifier.

**RA0~RA7**: RA is an 8-bit, CMOS, bidirectional I/O port. RA pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(RAIO).

Port pin	Alternate function
RA0	EC0 ( Event Counter Input Source )
RA1	AN1 ( Analog Input Port 1 )
RA2	AN2 ( Analog Input Port 2 )
RA3	AN3 (Analog Input Port 3)
RA4	AN4 ( Analog Input Port 4 )
RA5	AN5 ( Analog Input Port 5 )
RA6	AN6 (Analog Input Port 6)
RA7	AN7 (Analog Input Port 7)

**Table 5-1 RA Port** 

In addition, RA serves the functions of the various special features in Table 5-1.

**RB0~RB7**: RB is a 8-bit, CMOS, bidirectional I/O port. RB pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(RBIO).

RB serves the functions of the various following special features in Table 5-2

Port pin	Alternate function
RB0	AN0 ( Analog Input Port 0 )
	AVref (External Analog Reference Pin)
RB1	BUZ ( Buzzer Driving Output Port )
RB2	INT0 (External Interrupt Input Port 0)
RB3	INT1 (External Interrupt Input Port 1)
RB4	PWM0 (PWM0 Output)
	COMP0 (Timer1 Compare Output)
RB5	PWM1 (PWM1 Output)
	COMP1 (Timer3 Compare Output)
RB6	EC1 (Event Counter Input Source)
RB7	TMR2OV (Timer2 Overflow Output)

Table 5-2 RB Port

RC3~RC6: RC is a 4-bit, CMOS, bidirectional I/O port. RC pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(RCIO).

RC serves the functions of the serial interface following special features in Table 5-3 .

Port pin	Alternate function
RC3	SRDYIN (SPI Ready Input)
	SRDYOUT (SPI Ready Output)
RC4	SCKI (SPI CLK Input)
	SCKO (SPI CLK Output)
RC5	SIN (SPI Serial Data Input)
RC6	SOUT (SPI Serial Data Output)

Table 5-3 RC Port

**RD0~RD2**: RD is a 3-bit, CMOS, bidirectional I/O port. RC pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(RDIO).

RD serves the functions of the external interrupt following special features in Table 5-4

Port pin	Alternate function
RD0	INT2 (External Interrupt Input Port 2)
RD1	INT3 (External Interrupt Input Port 3)
RD2	

Table 5-4 RD Port




PIN NAME	Pin No.	In/Out	Function		
V <sub>DD</sub>	5	-	Supply voltage		
V <sub>SS</sub>	22	-	Circuit ground		
RESET	21	I	Reset signal input		
X <sub>IN</sub>	19	I			
X <sub>OUT</sub>	20	0			
RA0 (EC0)	25	I/O (Input)		External Event Counter input 0	
RA1 (AN1)	26	I/O (Input)		Analog Input Port 1	
RA2 (AN2)	27	I/O (Input)		Analog Input Port 2	
RA3 (AN3)	28	I/O (Input)	O hit managal I/O manta	Analog Input Port 3	
RA4 (AN4)	1	I/O (Input)	8-bit general I/O ports	Analog Input Port 4	
RA5 (AN5)	2	I/O (Input)		Analog Input Port 5	
RA6 (AN6)	3	I/O (Input)		Analog Input Port 6	
RA7 (AN7)	4	I/O (Input)		Analog Input Port 7	
RB0 (AVref/AN0)	6	I/O (Input)		Analog Input Port 0 / Analog Reference	
RB1 (BUZ)	7	I/O (Input)		Buzzer Driving Output	
RB2 (INT0)	8	I/O (Input)		External Interrupt Input 0	
RB3 (INT1)	9	I/O (Output)	9 hit general I/O norte	External Interrupt Input 1	
RB4 (PWM0/COMP0)	10	I/O (Output/Output)	8-bit general I/O ports	PWM0 Output or Timer1 Compare Output	
RB5 (PWM1/COMP1)	11	I/O (Output/Output)		PWM1 Output or Timer3 Compare Output	
RB6 (EC1)	12	I/O (Output/Output)		External Event Counter input 1	
RB7 (TMR2OV)	13	I/O (Output/Output)		Timer2 Overflow Output	
RC3 (SRDYIN/SRDYOUT)	14	I/O (Input/Output)		SPI READY Input/Output	
RC4 (SCK)	15	I/O (Input/Output)	4 hit managal I/O manta	SPI CLK Input/Output	
RC5 (SIN)	16	I/O (Input)	4-bit general I/O ports	SPI DATA Input	
RC6 (SOUT)	17	I/O (Output)		SPI DATA Output	
RD0 (INT2)	23	I/O (Input)		External Interrupt Input 2	
RD1 (INT3)	24	I/O (Input)	3-bit general I/O ports	External Interrupt Input 3	
RD2	18	I/O			

**Table 5-5 Pin Description** 




# **6. PORT STRUCTURES**


# • RESET



# • Xin, Xout




# • RA0/EC0






#### • RA1/AN1 ~ RA7/AN7




#### · RB0 / AN0 / AVref







• RB1/BUZ, RB4/PWM0/COMP0, RB5/PWM1/COMP1, RB7/TMR2OV, RC6/SOUT



#### RB2/INT0, RB3/INT1, RD0/INT2, RD1/INT3




# • RB6/EC1







#### • RD2



#### • RC5/SIN



# • RC3 / SRDYIN / SRDYOUT, RC4 / SCKIN / SCKOUT





# 7. ELECTRICAL CHARACTERISTICS (GMS81C1404/GMS81C1408)

#### 7.1 Absolute Maximum Ratings

Supply voltage0.3 to +6.0 V
Storage Temperature40 to +125 °C
Voltage on any pin with respect to Ground (V <sub>SS</sub> )0.3 to V <sub>DD</sub> +0.3
Maximum current out of V <sub>SS</sub> pin200 mA
Maximum current into V <sub>DD</sub> pin150 mA
Maximum current sunk by (I $_{OL}$ per I/O Pin)25 mA
Maximum output current sourced by (I <sub>OH</sub> per I/O Pin)
Maximum current (ΣI <sub>OL</sub> )150 mA

Maximum current	$(\Sigma I_{OH})$	. 100 mA
Maximum current	( <del>/                                   </del>	. 100 1117

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# 7.2 Recommended Operating Conditions

Parameter	Symbol	Condition	Specifications	11:4	
			Min.	Max.	Unit
Supply Voltage	V <sub>DD</sub>	f <sub>XIN</sub> =8MHz	4.5	5.5	V
		f <sub>XIN</sub> =4.2MHz	2.2	5.5	V
Operating Frequency	£	V <sub>DD</sub> =4.5~5.5V	1	8	MHz
	f <sub>XIN</sub>	V <sub>DD</sub> =2.2~5.5V	1	4.2	MHz
Operating Temperature	T <sub>OPR</sub>		-20 (-40 for GMS81C140XE)	85	°C

#### 7.3 A/D Converter Characteristics

 $(T_A=25^{\circ}C, V_{SS}=0V, V_{DD}=5.12V @f_{XIN}=8MHz, V_{DD}=3.072V @f_{XIN}=4MHz)$ 

2	Sumbal Candition		S	11 14		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Analas Isaad Vallana Danas		AVREFS=0	V <sub>SS</sub>	-	$V_{DD}$	
Analog Input Voltage Range	V <sub>AIN</sub>	AVREFS=1	V <sub>SS</sub>	-	V <sub>REF</sub>	V
Angles Davies Cumbi Inguit Veltage Dange	V	V <sub>DD</sub> =5V	3	-	$V_{DD}$	V
Analog Power Supply Input Voltage Range	$V_{REF}$	V <sub>DD</sub> =3V	2.4	-	$V_{DD}$	V
Overall Accuracy	N <sub>ACC</sub>		-	±1.0	±1.5	LSB
Non-Linearity Error	N <sub>NLE</sub>		-	±1.0	±1.5	LSB
Differential Non-Linearity Error	N <sub>DNLE</sub>		-	±1.0	±1.5	LSB
Zero Offset Error	N <sub>ZOE</sub>		-	±0.5	±1.5	LSB
Full Scale Error	N <sub>FSE</sub>		-	±0.25	±0.5	LSB
Gain Error	N <sub>NLE</sub>		-	±1.0	±1.5	LSB
O Time	Т	f <sub>XIN</sub> =8MHz	-	-	10	
Conversion Time	T <sub>CONV</sub>	f <sub>XIN</sub> =4MHz	-	-	20	μS
AV <sub>REF</sub> Input Current	I <sub>REF</sub>	AVREFS=1	-	0.5	1.0	mA



# 7.4 DC Electrical Characteristics

 $(T_A = -20 \sim 85^{\circ} C \text{ for GMS} \\ 81C1404/1408 \text{ or } T_A = -40 \sim 85^{\circ} C \text{ for GMS} \\ 81C1404E/1408E, \\ V_{DD} = 2.2 \sim 5.5V, \\ V_{SS} = 0V), \\ V_{SS} = 0V, \\ V_{SS$ 

D	0	D:	0	Sp	Unit			
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.		
	V <sub>IH1</sub>	X <sub>IN</sub> , RESET		0.8 V <sub>DD</sub>	-	$V_{DD}$		
Input High Voltage	V <sub>IH2</sub>	Hysteresis Input <sup>1</sup>		0.8 V <sub>DD</sub>	-	V <sub>DD</sub>	V	
	V <sub>IH3</sub>	Normal Input		0.7 V <sub>DD</sub>	-	$V_{DD}$		
	V <sub>IL1</sub>	X <sub>IN</sub> , RESET		0	-	0.2 V <sub>DD</sub>		
Input Low Voltage	V <sub>IL2</sub>	Hysteresis Input <sup>1</sup>		0	-	0.2 V <sub>DD</sub>	V	
	V <sub>IL3</sub>	Normal Input		0	-	0.3 V <sub>DD</sub>		
Output High Voltage	V <sub>OH</sub>	All Output Port	V <sub>DD</sub> =5V, I <sub>OH</sub> =-5mA	V <sub>DD</sub> -1	-	-	٧	
Output Low Voltage	V <sub>OL</sub>	All Output Port	V <sub>DD</sub> =5V, I <sub>OL</sub> =10mA	-	-	1	V	
Input Pull-up Current	lρ	RB2, RB3, RD0, RD1	V <sub>DD</sub> =5V	-550	-320	-200	μА	
Input High	I <sub>IH1</sub>	All Pins (except X <sub>IN</sub> )	V <sub>DD</sub> =5V	-	-	5	μΑ	
Leakage Current	I <sub>IH2</sub>	X <sub>IN</sub>	V <sub>DD</sub> =5V	-	-	15	μΑ	
Input Low Leakage Current	I <sub>IL1</sub>	All Pins (except X <sub>IN</sub> )	V <sub>DD</sub> =5V	-5	-	-	μΑ	
	I <sub>IL2</sub>	X <sub>IN</sub>	V <sub>DD</sub> =5V	-15	-	-	μА	
Hysteresis	V <sub>T</sub>	Hysteresis Input <sup>1</sup>	V <sub>DD</sub> =5V	0.5	-	_	٧	
DED \/-#	V <sub>PFD1</sub>	V <sub>DD</sub>	PFD Level = 0	2.5	3.0	3.5	\ /	
PFD Voltage	V <sub>PFD2</sub>	V <sub>DD</sub>	PFD Level = 1	2.0	2.5	3.0	V	
Internal RC WDT	_		V <sub>DD</sub> =5V	30		120	٥	
Period	T <sub>RCWDT</sub>		V <sub>DD</sub> =3V	60		280	μS	
0		V	V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	5	6	Λ	
Operating Current	IDD	$V_{DD}$	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	2	3	mA	
Wake-up Timer		V	V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	1	2	A	
Mode Current	I <sub>WKUP</sub>	$V_{DD}$	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	0.5	1	mA	
RCWDT Mode		.,	V <sub>DD</sub> =5.5V	-	-	200	_	
Current at STOP Mode	I <sub>RCWDT</sub>	$V_{DD}$	V <sub>DD</sub> =3.0V	-	-	100	μА	
Stop Made Current	lazaz	Vo-	V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	0.5	3	^	
Stop Mode Current	I <sub>STOP</sub>	$V_{DD}$	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	0.2	1	μА	

<sup>1.</sup> Hysteresis Input: RB2, RB3, RB6, RC3, RC4, RC5, RD0, RD1



# 7.5 AC Characteristics

 $(T_A = -20 \sim 85 ^{\circ} C \text{ for GMS} \\ 81C1404/1408 \text{ or } T_A = -40 \sim 85 ^{\circ} C \text{ for GMS} \\ 81C1404E/1408E, \\ V_{DD} = 5V \pm 10\%, \\ V_{SS} = 0V)$ 

Dougnator	Complete	Dino	S	1114			
Parameter	Symbol Pins		Min. Typ. Max.		Max.	Unit	
Operating Frequency	f <sub>CP</sub>	X <sub>IN</sub>	1	-	8	MHz	
External Clock Pulse Width	t <sub>CPW</sub>	X <sub>IN</sub>	80	-	-	nS	
External Clock Transition Time	t <sub>RCP</sub> ,t <sub>FCP</sub>	X <sub>IN</sub>	-	-	20	nS	
Oscillation Stabilizing Time	t <sub>ST</sub>	X <sub>IN</sub> , X <sub>OUT</sub>	-	-	20	mS	
External Input Pulse Width	t <sub>EPW</sub>	INT0, INT1, INT2, INT3 EC0, EC1	2	-	-	t <sub>SYS</sub>	
RESET Input Width	t <sub>RST</sub>	RESET	8	-	-	tsys	




Figure 7-1 Timing Chart





# 7.6 Typical Characteristics


This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.


In some graphs or tables the data presented are outside specified operating range (e.g. outside specified  $V_{DD}$  range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean –  $3\sigma$ ) respectively where  $\sigma$  is standard deviation













RC-WDT in Stop Mode




























# 8. ELECTRICAL CHARACTERISTICS (GMS87C1404/GMS87C1408)

#### 8.1 Absolute Maximum Ratings

Supply voltage0.3 to +6.0	V
Storage Temperature40 to +125	°C
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	.3
Maximum current out of V <sub>SS</sub> pin200 n	ıΑ
Maximum current into V <sub>DD</sub> pin150 n	ıΑ
Maximum current sunk by (I $_{OL}$ per I/O Pin)25 $\mbox{\ensuremath{n}}$	ıΑ
Maximum output current sourced by (I <sub>OH</sub> per I/O Pin)15 n	
Maximum current (ΣI <sub>OL</sub> )150 n	ıΑ

Maximum current	$(\Sigma I_{OH})$	100 1	mΑ

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# 8.2 Recommended Operating Conditions

D			Specifi	1114	
Parameter	Symbol Condition	Condition	Min.	Max.	Unit
Supply Voltage		f <sub>XIN</sub> =8MHz	4.5	5.5	V
	V <sub>DD</sub>	f <sub>XIN</sub> =4.2MHz	2.5	5.5	V
Operating Frequency		V <sub>DD</sub> =4.5~5.5V	1	8	MHz
	f <sub>XIN</sub> V <sub>D</sub>	V <sub>DD</sub> =2.5~5.5V	1	4.2	MHz
Operating Temperature	T <sub>OPR</sub>		-20	85	°C

#### 8.3 A/D Converter Characteristics

 $(T_A=25^{\circ}C, V_{SS}=0V, V_{DD}=5.12V @f_{XIN}=8MHz, V_{DD}=3.072V @f_{XIN}=4MHz)$ 

B	0	0	S	11:4		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Analan Isaad Vallana Danas		AVREFS=0	V <sub>SS</sub>	-	$V_{DD}$	
Analog Input Voltage Range	V <sub>AIN</sub>	AVREFS=1	V <sub>SS</sub>	-	$V_{REF}$	V
Angles Davies Cumby Input Voltage Davie	\/	V <sub>DD</sub> =5V	3	-	$V_{DD}$	V
Analog Power Supply Input Voltage Range	V <sub>REF</sub>	V <sub>DD</sub> =3V	2.4	-	$V_{DD}$	V
Overall Accuracy	N <sub>ACC</sub>		-	±1.0	±1.5	LSB
Non-Linearity Error	N <sub>NLE</sub>		-	±1.0	±1.5	LSB
Differential Non-Linearity Error	N <sub>DNLE</sub>		-	±1.0	±1.5	LSB
Zero Offset Error	N <sub>ZOE</sub>		-	±0.5	±1.5	LSB
Full Scale Error	N <sub>FSE</sub>		-	±0.25	±0.5	LSB
Gain Error	N <sub>NLE</sub>		-	±1.0	±1.5	LSB
Conversion Time	Tanıı	f <sub>XIN</sub> =8MHz	-	1	10	0
Conversion Time	T <sub>CONV</sub>	f <sub>XIN</sub> =4MHz	-	-	20	μS
AV <sub>REF</sub> Input Current	I <sub>REF</sub>	AVREFS=1	-	0.5	1.0	mA



# **8.4 DC Electrical Characteristics**

 $(T_A=-20\sim85^{\circ}C, V_{DD}=2.5\sim5.5V, V_{SS}=0V),$ 

Parameter	Cumbal	D:-	Condition	Sp	l lmi4			
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	
	V <sub>IH1</sub>	X <sub>IN</sub> , RESET		0.8 V <sub>DD</sub>	-	$V_{DD}$		
Input High Voltage	V <sub>IH2</sub>	Hysteresis Input <sup>1</sup>		0.8 V <sub>DD</sub>	-	$V_{DD}$	V	
	V <sub>IH3</sub>	Normal Input		0.7 V <sub>DD</sub>	-	$V_{DD}$		
	V <sub>IL1</sub>	X <sub>IN</sub> , RESET		0	-	0.2 V <sub>DD</sub>		
Input Low Voltage	V <sub>IL2</sub>	Hysteresis Input <sup>1</sup>		0	-	0.2 V <sub>DD</sub>	V	
	V <sub>IL3</sub>	Normal Input		0	-	0.3 V <sub>DD</sub>		
Output High Voltage	V <sub>OH</sub>	All Output Port	V <sub>DD</sub> =5V, I <sub>OH</sub> =-5mA	V <sub>DD</sub> -1	-	-	V	
Output Low Voltage	V <sub>OL</sub>	All Output Port	V <sub>DD</sub> =5V, I <sub>OL</sub> =10mA	-	-	1	V	
Input Pull-up Current	lρ	RB2, RB3, RD0, RD1	V <sub>DD</sub> =5V	-550	-420	-200	μА	
Input High	I <sub>IH1</sub>	All Pins (except X <sub>IN</sub> )	V <sub>DD</sub> =5V	-	-	5	μА	
Leakage Current	I <sub>IH2</sub>	X <sub>IN</sub>	V <sub>DD</sub> =5V	-	-	15	μА	
Input Low Leakage Current	I <sub>IL1</sub>	All Pins (except X <sub>IN</sub> )	V <sub>DD</sub> =5V	-5	-	-	μА	
	I <sub>IL2</sub>	X <sub>IN</sub>	V <sub>DD</sub> =5V	-15	-	-	μА	
Hysteresis	V <sub>T</sub>	Hysteresis Input <sup>1</sup>	V <sub>DD</sub> =5V	0.5	-	-	V	
DED Valtaria	V <sub>PFD1</sub>	V <sub>DD</sub>	PFD Level = 0	2.5	3.0	3.5		
PFD Voltage	V <sub>PFD2</sub>	V <sub>DD</sub>	PFD Level = 1	2.0	2.5	3.0	V	
Internal RC WDT	т.		V <sub>DD</sub> =5V	40		120	0	
Period	T <sub>RCWDT</sub>		V <sub>DD</sub> =3V	95		280	μS	
On antina Ourse			V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	5	6	^	
Operating Current	IDD	V <sub>DD</sub>	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	2	3	mA	
Wake-up Timer		\/	V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	1	2	^	
Mode Current	I <sub>WKUP</sub>	$V_{DD}$	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	0.5	1	mA	
RCWDT Mode	_		V <sub>DD</sub> =5.5V	-	-	200		
Current at STOP Mode	I <sub>RCWDT</sub>	$V_{DD}$	V <sub>DD</sub> =3.0V	-	-	100	μА	
Chan Mada O	1	\\\	V <sub>DD</sub> =5.5V, f <sub>XIN</sub> =8MHz	-	0.5	3		
Stop Mode Current	ISTOP	V <sub>DD</sub>	V <sub>DD</sub> =3.0V, f <sub>XIN</sub> =4MHz	-	0.2	1	μА	

<sup>1.</sup> Hysteresis Input: RB2, RB3, RB6, RC3, RC4, RC5, RD0, RD1



# 8.5 AC Characteristics

 $(T_A = -20 \sim +85$ °C,  $V_{DD} = 5V \pm 10$ %,  $V_{SS} = 0V)$ 

Parameter	Cumbal	Pins	Specifications			Unit	
Parameter	Symbol Pins		Min. Typ. Max		Max.	Onit	
Operating Frequency	f <sub>CP</sub>	X <sub>IN</sub>	1	-	8	MHz	
External Clock Pulse Width	t <sub>CPW</sub>	X <sub>IN</sub>	80	-	-	nS	
External Clock Transition Time	t <sub>RCP</sub> ,t <sub>FCP</sub>	X <sub>IN</sub>	-	-	20	nS	
Oscillation Stabilizing Time	t <sub>ST</sub>	X <sub>IN</sub> , X <sub>OUT</sub>	-	-	20	mS	
External Input Pulse Width	t <sub>EPW</sub>	INT0, INT1, INT2, INT3 EC0, EC1	2	-	-	tsys	
RESET Input Width	t <sub>RST</sub>	RESET	8	-	-	t <sub>SYS</sub>	




Figure 8-1 Timing Chart



# 8.6 Typical Characteristics

This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V<sub>DD</sub> range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean  $+3\sigma$ ) and (mean - $3\sigma$ ) respectively where  $\sigma$  is standard deviation

**Normal Operation** 

4MHz


۷nn


6 (V)


IDD-VDD


Ta=25°C


8











3


RC-WDT in Stop Mode


20 SEP. 2004 Ver 1.3


 $V_{DD}$ 


6 (V)

























#### 9. MEMORY ORGANIZATION

The GMS81C1404 and GMS81C1408 have separate address spaces for Program memory and Data Memory. Program memory can only be read, not written to. It can be up

to 4K /8K bytes of Program memory. Data memory can be read and written to up to 192 bytes including the stack area.

#### 9.1 Registers

This device has six registers that are the Program Counter (PC), a Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.




Figure 9-1 Configuration of Registers

**Accumulator:** The Accumulator is the 8-bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc.

The Accumulator can be used as a 16-bit register with Y Register as shown below.





Figure 9-2 Configuration of YA 16-bit Register

**X, Y Registers**: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators.

**Stack Pointer**: The Stack Pointer is an 8-bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be accessed (save or restore).

Generally, SP is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost.

The stack can be located at any position within  $00_H$  to  $BF_H$  of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of " $BF_H$ " is used.



**Note:** The Stack Pointer must be initialized by software because its value is undefined after RESET.

Example: To initialize the SP LDX #0BFH TXSP ;  $SP \leftarrow BF_H$ 

**Program Counter**: The Program Counter is a 16-bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address (PC<sub>H</sub>:0FF<sub>H</sub>, PC<sub>L</sub>:0FE<sub>H</sub>).

**Program Status Word**: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in Figure 9-3 . It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag.

[Carry flag C]

This flag stores any carry or borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction.

[Zero flag Z]

This flag is set when the result of an arithmetic operation or data transfer is "0" and is cleared by any other result.






Figure 9-3 PSW (Program Status Word) Register

#### [Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to "0". This flag immediately becomes "0" when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction.

#### [Half carry flag H]

After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit can not be set or cleared except CLRV instruction with Overflow flag (V).

#### [Break flag B]

This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector ad-

dress.

#### [Overflow flag V]

This flag is set to "1" when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds  $+127(7F_{\rm H})$  or  $-128(80_{\rm H})$ . The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag.

#### [Negative flag N]

This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.



### 9.2 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes, but these devices have 4K/8K bytes program memory space only physically implemented. Accessing a location above FFFF<sub>H</sub> will cause a wrap-around to 0000<sub>H</sub>.

Figure 9-4, shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address  $FFFE_H$  and  $FFFF_H$  as shown in Figure 9-5.

As shown in Figure 9-4, each area is assigned a fixed location in Program Memory. Program Memory area contains the user program.





Figure 9-4 Program Memory Map

Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called, it is more useful to save program byte length.

Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL: 0FFC0<sub>H</sub> for TCALL15, 0FFC2<sub>H</sub> for TCALL14, etc., as shown in Figure 9-6.

Example: Usage of TCALL



The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0, for example, is assigned to location 0FFFA $_{\rm H}$ . The interrupt service locations spaces 2-byte interval: 0FFF8 $_{\rm H}$  and 0FFF9 $_{\rm H}$  for External Interrupt 1, 0FFFA $_{\rm H}$  and 0FFFB $_{\rm H}$  for External Interrupt 0, etc.

As for the area from  $0FF00_H$  to  $0FFFF_H$ , if any area of them is not going to be used, its service location is available as general purpose Program Memory.

Address	Vector Area Memory
0FFE0 <sub>H</sub>	-
E2	-
E4	Serial Peripheral Interface Interrupt Vector Area
E6	Basic Interval Interrupt Vector Area
E8	Watchdog Timer Interrupt Vector Area
EA	A/D Converter Interrupt Vector Area
EC	Timer/Counter 3 Interrupt Vector Area
EE	Timer/Counter 2 Interrupt Vector Area
F0	External Interrupt 3 Vector Area
F2	External Interrupt 2 Vector Area
F4	Timer/Counter 1 Interrupt Vector Area
F6	Timer/Counter 0 Interrupt Vector Area
F8	External Interrupt 1 Vector Area
FA	External Interrupt 0 Vector Area
FC	-
FE	RESET Vector Area

Figure 9-5 Interrupt Vector Area

means reserved area.

NOTE:







Figure 9-6 PCALL and TCALL Memory Area





Example: The usage software example of Vector address and the initialize part.

```
OFFEOH
           ORG
                                            ; (OFFEO)
; (OFFE2)
; (OFFE4) Serial Peripheral Interface
; (OFFE6) Paging Intermal Interface
           DW
                     NOT USED
                     NOT_USED
           DW
                     SPI_INT
BIT_INT
WDT_INT
                                            ; (0FFE4) Serial Peripheral Int; (0FFE6) Basic Interval Timer; (0FFE8) Watchdog Timer; (0FFEA) A/D; (0FFEC) Timer-3; (0FFEE) Timer-2; (0FFF0) Int.3; (0FFF2) Int.2; (0FFF4) Timer-1; (0FFF6) Timer-0; (0FFF8) Int.1; (0FFF8) Int.1
           DW
           DW
           DW
           DW
                     AD \overline{I}NT
                     TMR3_INT
           DW
           DW
                     TMR2_INT
           DW
                     INT3
                     INT2
           DW
                     TMR1_INT
TMR0_INT
           DW
           DW
           DW
                     INT1
                                             ; (OFFFA) Int.0
; (OFFFC)
           DW
                     INT0
                     NOT USED
           DW
           DW
                     RESET
                                             ; (OFFFE) Reset
           ORG
                   0F000H
           MAIN PROGRAM
RESET: DI
                                              ;Disable All Interrupts
                     #0
           LDX
RAM CLR: LDA
                     #0
                                              ;RAM Clear(!0000H->!00BFH)
           STA
                     {X}+
           CMPX
                     #OCOH
           BNE
                    RAM CLR
                     #OBFH
           T<sub>1</sub>DX
                                             ;Stack Pointer Initialize
           TXSP
;
           CALL
                   INITIAL
                     RA, #0
           T.DM
                                               ;Normal Port A
           LDM
                     RAIO, #1000_0010B ; Normal Port Direction
                    RB, #0 ;Normal Port B
RBIO,#1000_0010B ;Normal Port Direction
           LDM
           LDM
           :
           LDM
                   PFDR,#0
                                           ;Enable Power Fail Detector
```



### 9.3 Data Memory

Figure 9-7 shows the internal Data Memory space available. Data Memory is divided into two groups, a user RAM (including Stack) and control registers.




Figure 9-7 Data Memory Map

#### **User Memory**

The GMS81C1404 and GMS81C1408 has  $192 \times 8$  bits for the user memory (RAM).

#### **Control Registers**

The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the timer/ counters, analog to digital converters and I/O ports. The control registers are in address range of  $0\text{CO}_H$  to  $0\text{FF}_H$ .

Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

More detailed informations of each register are explained in each peripheral section.

**Note:** Write only registers can not be accessed by bit manipulation instruction. Do not use read-modify-write instruction. Use byte manipulation instruction.

Example; To write at CKCTLR

LDM CKCTLR, #09H; Divide ratio ÷16

Address	Symbol	R/W	RESET Value	Addressing mode
0C0H	RA	R/W	Undefined	byte, bit <sup>1</sup>
0C1H	RAIO	R/W	0000_0000	byte <sup>2</sup>
0C2H	RB	R/W	Undefined	byte, bit
0C3H	RBIO	R/W	00000000	byte
0C4H	RC	R/W	Undefined	byte, bit
0C5H	RCIO	R/W	-000_0	byte
0C6H	RD	R/W	Undefined	byte, bit
0C7H	RDIO	W W	000	byte
0CAH 0CBH	RAFUNC RBFUNC	W	0000_0000	byte
0CBH	PUPSEL	W	0000_0000	byte
0CCH 0CDH	RDFUNC	W	0000	byte
ОСРЦ	RDFUNC	VV		byte
0D0H	TM0	R/W	00 0000	byte, bit
0D1H	T0	R	0000 0000	byte
0D1H	TDR0	W	1111 1111	byte
0D1H	CDR0	R	0000_0000	byte
0D2H	TM1	R/W	0000_0000	byte, bit
0D3H	TDR1	W	1111 1111	byte
0D3H	T1PPR	W	1111 1111	byte
0D4H	T1	R	0000 0000	byte
0D4H	CDR1	R	0000 0000	byte
0D4H	T1PDR	R/W	0000 0000	byte, bit
0D5H	PWM0HR	W	0000	byte
0D6H	TM2	R/W		-
0D6H 0D7H	T2	R/W R	00_0000	byte, bit
0D7H 0D7H	TDR2	W	0000_0000	byte
			1111_1111	byte
0D7H 0D8H	CDR2 TM3	R R/W	0000_0000	byte
0D8H	TDR3	W	0000_0000	byte, bit
		W	1111_1111 1111 1111	byte
0D9H	T3PPR T3	vv R	_	byte
0DAH	_		0000_0000	byte
0DAH	CDR3	R	0000_0000	byte
0DAH	T3PDR	R/W W	0000_0000	byte, bit
0DBH	PWM1HR	VV	0000	byte
0DEH	BUR	W	1111_1111	byte
0E0H	SIOM	R/W	0000_0001	byte, bit
0E1H	SIOR	R/W	Undefined	byte, bit
0E2H	IENH	R/W	0000 0000	byte, bit
0E3H	IENL	R/W	0000	byte, bit
0E4H	IRQH	R/W	0000 0000	byte, bit
0E5H	IRQL	R/W	0000_0000	byte, bit
0E6H	IEDS	R/W	0000_0000	byte, bit
0EAH	ADCM	R/W	00 0001	byte, bit
0EBH	ADCR	R	Undefined	byte
0ECH	BITR	R	0000 0000	byte
0ECH	CKCTLR	W	-001 0111	byte
0EDH	WDTR	R	0000 0000	byte
0EDH	WDTR	W	0111_1111	byte
0EFH	PFDR	R/W	100	byte, bit
OLITI	ווטוז	17/ / /		byto, bit

**Table 9-1 Control Registers** 



- "byte, bit" means that register can be addressed by not only bit but byte manipulation instruction.
- "byte" means that register can be addressed by only byte manipulation instruction. On the other hand, do not use any read-modify-write instruction such as bit manipulation for clearing bit.

**Note:** Several names are given at same address. Refer to below table.

	,	When read	When write		
Addr.	Timer Mode	Capture Mode	PWM Mode	Timer Mode	PWM Mode
D1H	T0	CDR0	-	TDR0	-
D3H		-	•	TDR1	T1PPR
D4H	T1	CDR1	T1PDR	-	T1PDR
D7H	T2	CDR2	-	TDR2	-
D9H		-	•	TDR3	T3PPR
DAH	Т3	CDR3	T3PDR	-	T3PDR
ECH	BITR			CKC	TLR

**Table 9-2 Various Register Name in Same Address** 

#### Stack Area

The stack provides the area where the return address is saved before a jump is performed during the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The save/restore locations in the stack are determined by the stack pointed (SP). The SP is automatically decreased after the saving, and increased before the restoring. This means the value of the SP indicates the stack location number for the next save



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
C0H	RA	RA Port Data Register									
C1H	RAIO	RA Port Direction Register									
C2H	RB	RB Port Data Register									
СЗН	RBIO	RB Port Direction Register									
C4H	RC	RC Port Data Register									
C5H	RCIO	RC Port Direction Register									
C6H	RD	RD Port Data Register									
C7H	RDIO	RD Port Direction Register									
CAH	RAFUNC	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0		
СВН	RBFUNC	TMR2OV	EC1I	PWM10	PWM00	INT1I	INT0I	BUZO	AVREFS		
CCH	PUPSEL	-	-	-	-	PUPSEL3	PUPSEL2	PUPSEL1	PUPSEL0		
CDH	RDFUNC	-	-	-	-	-	-	INT3I	INT2I		
D0H	TM0	-	-	CAP0	T0CK2	T0CK1	T0CK0	T0CN	T0ST		
D1H	T0/TDR0/ CDR0	Timer0 Register / Timer0 Data Register / Capture0 Data Register									
D2H	TM1	POL	16BIT	PWM0E	CAP1	T1CK1	T1CK0	T1CN	T1ST		
D3H	TDR1/ T1PPR	Timer1 Data Register / PWM0 Period Register									
D4H	T1/CDR1/ T1PDR	Timer1 Register / Capture1 Data Register / PWM0 Duty Register									
D5H	PWM0HR	PWM0 High	n Register								
D6H	TM2	-	-	CAP2	T2CK2	T2CK1	T2CK0	T2CN	T2ST		
D7H	T2/TDR2/ CDR2	Timer2 Register / Timer2 Data Register / Capture2 Data Register									
D8H	TM3	POL	16BIT	PWM1E	CAP3	T3CK1	T3CK0	T3CN	T3ST		
D9H	TDR3/ T3PPR	Timer3 Data Register / PWM1 Period Register									
DAH	T3/CDR3/ T3PDR	Timer3 Register / Capture3 Data Register / PWM1Duty Register									
DBH	PWM1HR	PWM1 High Register									
DEH	BUR	BUCK1	BUCK0	BUR5	BUR4	BUR3	BUR2	BUR1	BUR0		
E0H	SIOM	POL	SRDY	SM1	SM0	SCK1	SCK0	SIOST	SIOSF		
E1H	SIOR	SPI DATA REGISTER									
E2H	IENH	INT0E	INT1E	T0E	T1E	INT2E	INT3E	T2E	T3E		
E3H	IENL	ADE	WDTE	BITE	SPIE	-	-	-	-		
E4H	IRQH	INT0IF	INT1IF	T0IF	T1IF	INT2IF	INT3IF	T2IF	T3IF		
E5H	IRQL	ADIF	WDTIF	BITIF	SPIF	-	-	-	-		
E6H	IEDS	IED3H IED3L IED2H IED2L IED1H IED1L IED0H IED0L									

# Table 9-3 Control Registers of GMS81C1404 and GMS81C1408

These registers of shaded area can not be accessed by bit manipulation instruction as "SET1, CLR1", but should be accessed by register operation instruction as "LDM dp,#imm".



EAH	ADCM	-	-	ADEN	ADS2	ADS1	ADS0	ADST	ADSF	
EBH	ADCR	ADC Result Data Register								
ECH	BITR <sup>1</sup>	Basic Interval Timer Data Register								
ECH	CKCTLR <sup>1</sup>	-	WAKEUP	RCWDT	WDTON	BTCL	BTS2	BTS1	BTS0	
EDH	WDTR	WDTCL	7-bit Watchdog Counter Register							
EFH	PFDR <sup>2</sup>	-	-	-	-	-	PFDIS	PFDM	PFDS	

# Table 9-3 Control Registers of GMS81C1404 and GMS81C1408

These registers of shaded area can not be accessed by bit manipulation instruction as "SET1, CLR1", but should be accessed by register operation instruction as "LDM dp,#imm".

<sup>1.</sup> The register BITR and CKCTLR are located at same address. Address ECH is read as BITR, written to CKCTLR.

<sup>2.</sup> The register PFDR only be implemented on devices, not on In-circuit Emulator.



### 9.4 Addressing Mode

The GMS81C1404 and GMS81C1408 uses six addressing modes;

- · Register addressing
- · Immediate addressing
- · Direct page addressing
- Absolute addressing
- · Indexed addressing
- · Register-indirect addressing

#### (1) Register Addressing


Register addressing accesses the A, X, Y, C and PSW.

### (2) Immediate Addressing $\rightarrow$ #imm


In this mode, second byte (operand) is accessed as a data immediately.

#### Example:

0435 ADC #35H



E45535 LDM 35H, #55H




#### (3) Direct Page Addressing $\rightarrow$ dp

In this mode, a address is specified within direct page.

#### Example;

C535 LDA 35H ;A ←RAM[35H]



#### (4) Absolute Addressing $\rightarrow$ !abs


Absolute addressing sets corresponding memory data to Data, i.e. second byte(Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address.

With 3 bytes command, it is possible to access to whole memory area.

ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY

#### Example;

0735F0 ADC !0F035H ;A ←ROM[0F035H]






The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address 0135<sub>H</sub>.

983500 INC !0035H ;A ←RAM[035H]




#### (5) Indexed Addressing

#### X indexed direct page (no offset) $\rightarrow$ {X}

In this mode, a address is specified by the X register. ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA Example;  $X=15_{\rm H}$ 

D4 LDA  $\{X\}$  ; ACC $\leftarrow$ RAM[X].




### X indexed direct page, auto increment $\rightarrow$ {X}+

In this mode, a address is specified within direct page by the X register and the content of X is increased by 1.

LDA, STA

Example; X=35<sub>H</sub>

DB LDA {X}+




#### X indexed direct page (8 bit offset) $\rightarrow$ dp+X

This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; X=015<sub>H</sub>

C645 LDA 45H+X





# Y indexed direct page (8 bit offset) → dp+Y

This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page.


This is same with above (2). Use Y register instead of X.

### Y indexed absolute →!abs+Y

Sets the value of 16-bit absolute address plus Y-register data as Memory. This addressing mode can specify memory in whole area.

Example; Y=55<sub>H</sub>

D500FA LDA !OFA00H+Y



# (6) Indirect Addressing


# Direct page indirect → [dp]

Assigns data address to use for accomplishing command which sets memory data(or pair memory) by Operand. Also index can be used with Index register X,Y.

JMP, CALL

Example;

3F35 JMP [35H]




# X indexed indirect $\rightarrow$ [dp+X]

Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data [dp+X+1][dp+X] Operand plus X-register data in Direct page.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example;  $X=10_H$ 

1625 ADC [25H+X]






# Y indexed indirect $\rightarrow$ [dp]+Y

Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; Y=10<sub>H</sub>

1725 ADC [25H]+Y




# Absolute indirect $\rightarrow$ [!abs]

The program jumps to address specified by 16-bit absolute address.

JMP

Example;

1F25E0 JMP [!OC025H]





### 10. I/O PORTS

The GMS81C1404 and GMS81C1408 has four ports, RA, RB, RC and RD. These ports pins may be multiplexed with an alternate function for the peripheral features on the device. In general, when a initial reset state, all ports are used as a general purpose input port.

All pins have data direction registers which can set these ports as output or input. A "1" in the port direction register defines the corresponding port pin as output. Conversely, write "0" to the corresponding bit to specify as an input pin. For example, to use the even numbered bit of RA as output ports and the odd numbered bits as input ports, write "55 $_{\rm H}$ " to address C1 $_{\rm H}$  (RA direction register) during initial setting as shown in Figure 10-1 .

### 10.1 RA and RAIO registers

RA is an 8-bit bidirectional I/O port (address  $C0_H$ ). Each port can be set individually as input and output through the RAIO register (address  $C1_H$ ).

RA7~RA1 ports are multiplexed with Analog Input Port (AN7~AN1) and RA0 port is multiplexed with Event Counter Input Port (EC0).




Figure 10-2 Registers of Port RA

The control register RAFUNC (address CA<sub>H</sub>) controls to

Reading data register reads the status of the pins whereas writing to it will write to the port latch.




Figure 10-1 Example of port I/O assignment

select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as Analog Input or External Event Counter Input, write "1" to the corresponding bit of RAFUNC.Regardless of the direction register RAIO, RAFUNC is selected to use as alternate functions, port pin can be used as a corresponding alternate features (RA0/EC0 is controlled by RB-FUNC)

PORT	RAFUNC.7~0	Description	
DAZ/ANZ	0	RA7 (Normal I/O Port)	
RA7/AN7	1	AN7 (ADS2~0=111)	
DAGIANG	0	RA6 (Normal I/O Port)	
RA6/AN6	1	AN6 (ADS2~0=110)	
DAE/ANE	0	RA5 (Normal I/O Port)	
RA5/AN5	1	AN5 (ADS2~0=101)	
DA4/AN4	0	RA4 (Normal I/O Port)	
RA4/AN4	1	AN4 (ADS2~0=100)	
DAG/ANG	0	RA3 (Normal I/O Port)	
RA3/AN3	1	AN3 (ADS2~0=011)	
DAG/ANG	0	RA2 (Normal I/O Port)	
RA2/AN2	1	AN2 (ADS2~0=010)	
RA1/AN1	0	RA1 (Normal I/O Port)	
KA I/ANT	1	AN1 (ADS2~0=001)	
DA0/E001		RA0 (Normal I/O Port)	
RA0/EC0 <sup>1</sup>		EC0 (T0CK2~0=111)	

This port is not an Analog Input port, but Event Counter clock source input port. ECO is controlled by setting TOCK2~0 = 111. The bit RAFUNC.0 (ANSEL0) controls the RB0/AN0/AVref port (Refer to Port RB).



# 10.2 RB and RBIO registers

RB is a 5-bit bidirectional I/O port (address C2<sub>H</sub>). Each pin can be set individually as input and output through the RBIO register (address C3<sub>H</sub>). In addition, Port RB is multiplexed with various special features. The control register RBFUNC (address CB<sub>H</sub>) controls to select alternate func-

tion. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as External interrupt or Timer compare output, write "1" to the corresponding bit of RBFUNC.




Figure 10-3 Registers of Port RB

Regardless of the direction register RBIO, RBFUNC is selected to use as alternate functions, port pin can be used as

a corresponding alternate features.



PORT	RBFUNC.4~0	Description	
RB7/	0	RB7 (Normal I/O Port)	
TMR2OV	1	Timer2 Overflow Output	
RB6/FC1	0	RB6 (Normal I/O Port)	
RB0/EC1	1	Event Counter 1 Input	
RB5/	0	RB5 (Normal I/O Port)	
PWM1/ COMP1	1	PWM1 Output / Timer3 Compare Output	
RB4/	0	RB4 (Normal I/O Port)	
PWM0/ COMP0	1	PWM0 Output / Timer1 Compare Output	
RB3/INT1	0	RB3 (Normal I/O Port)	
KD3/INTT	1	External Interrupt Input 1	
RB2/INT0	0	RB2 (Normal I/O Port)	
RDZ/INTU	1	External Interrupt Input 0	
RB1/BUZ	0	RB1 (Normal I/O Port)	
RB I/BUZ	1	Buzzer Output	
RB0/AN0/	01	RB0 (Normal I/O Port)/ AN0 (ANSEL0=1)	
AVref	1 <sup>2</sup>	External Analog Reference Voltage	

1. When ANSEL0 = "0", this port is defined for normal I/O port (RB0).

When ANSEL0 = "1" and ADS2~0 = "000", this port can be used Analog Input Port (AN0).

 When this bit set to "1", this port defined for AVref, so it can not be used Analog Input Port ANO and Normal I/O Port RBO.



# 10.3 RC and RCIO registers

RC is an 4-bit bidirectional I/O port (address  $C4_H$ ). Each pin can be set individually as input and output through the RCIO register (address  $C5_H$ ).

In addition, Port RC is multiplexed with Serial Peripheral Interface (SPI).

The control register SIOM (address  $E0_{H}$ ) controls to select Serial Peripheral Interface function.

After reset, the RCIO register value is "0", port may be used as general I/O ports. To select Serial Peripheral Interface function, write "1" to the corresponding bit of SIOM.




Figure 10-4 Registers of Port RC

PORT Function		SIOM			December
PORT	Function	SRDY	SM [1:0]	SCK [1:0]	Description
RC6/	RC6	X	X:0	X:X	RC6 (Normal I/O Port)
SOUT	SOUT	Х	X:1	X:X	SPI Serial Data Output
RC5/	RC5	X	0:X	X:X	RC5 (Normal I/O Port)
SIN	SIN	X	1:X	X:X	SPI Serial Data Input
	RC4	X	0:0	X:X	RC4 (Normal I/O Port)
RC4/ SCK	SCKO	X	0:0	00, 01, 10	SPI Synchronous Clock Output
0011	SCKI	X	0:0	1:1	SPI Synchronous Clock Input
	RC3	0	X:X	X:X	RC3 (Normal I/O Port)
RC3/ SRDY	SRDYIN	1	X:X	00, 01, 10	SPI Ready Input (Master Mode)
S. (D)	SRDYOUT	1	X:X	1:1	SPI Ready Output (Slave Mode)

Table 10-1 Serial Communication Functions in RC Port



# 10.4 RD and RDIO registers

RD is a 3-bit bidirectional I/O port (address C6<sub>H</sub>). Each pin can be set individually as input and output through the

RDIO register (address C7<sub>H</sub>).




Figure 10-5 Registers of Port RD

In addition, Port RD is multiplexed with external interrupt input function. The control register RDFUNC (address CD<sub>H</sub>) controls to select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function, write "1" to the corresponding bit of

### RDFUNC.

Regardless of the direction register RDIO, RDFUNC is selected to use as external interrupt input function, port pin can be used as a interrupt input feature.



### 11. CLOCK GENERATOR

The clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and peripheral hardware. The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator connected to the

Xin and Xout pins. External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the Xin pin and open the Xout pin.




Figure 11-1 Block Diagram of Clock Pulse Generator

### 11.1 Oscillation Circuit

 $X_{IN}$  and  $X_{OUT}$  are the input and output, respectively, a inverting amplifier which can be set for use as an on-chip oscillator, as shown in Figure 11-2.




Figure 11-2 Oscillator Connections

To drive the device from an external clock source, Xout should be left unconnected while Xin is driven as shown in Figure 11-3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user

should consult the crystal manufacturer for appropriate values of external components.




Figure 11-3 External Clock Connections

**Note:** When using a system clock oscillator, carry out wiring in the broken line area in Figure 11-2 to prevent any effects from wiring capacities.

- Minimize the wiring length.
- Do not allow wiring to intersect with other signal conductors.
- Do not allow wiring to come near changing high current.
- Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground to any ground pattern where high current is present.
- Do not fetch signals from the oscillator.



### 12. Basic Interval Timer

The GMS81C1404 and GMS81C1408 has one 8-bit Basic Interval Timer that is free-run, can not stop. Block diagram is shown in Figure 12-1 .The 8-bit Basic interval timer register (BITR) is increased every internal count pulse which is divided by prescaler. Since prescaler has divided ratio by 8 to 1024, the count rate is 1/8 to 1/1024 of the oscillator frequency. As the count overflows from FFH to  $00_H$ , this overflow causes to generate the Basic interval timer interrupt. The BITF is interrupt request flag of Basic interval timer.

When write "1" to bit BTCL of CKCTLR, BITR register is cleared to "0" and restart to count-up. The bit BTCL becomes "0" after one machine cycle by hardware.

If the STOP instruction executed after writing "1" to bit WAKEUP of CKCTLR, it goes into the wake-up timer mode. In this mode, all of the block is halted except the os-

cillator, prescaler (only fxin+2048) and Timer0.

If the STOP instruction executed after writing "1" to bit RCWDT of CKCTLR, it goes into the internal RC oscillated watchdog timer mode. In this mode, all of the block is halted except the internal RC oscillator, Basic Interval Timer and Watchdog Timer. More detail informations are explained in Power Saving Function. The bit WDTON decides Watchdog Timer or the normal 7-bit timer

**Note:** All control bits of Basic interval timer are in CKCTLR register which is located at same address of BITR (address EC<sub>H</sub>). Address EC<sub>H</sub> is read as BITR, written to CKCTLR. Therefore, the CKCTLR can not be accessed by bit manipulation instruction.




Figure 12-1 Block Diagram of Basic Interval Timer




Figure 12-2 CKCTLR: Clock Control Register



### 13. TIMER / COUNTER

The GMS81C1404 and GMS81C1408 has four Timer/Counter registers. Each module can generate an interrupt to indicate that an event has occurred (i.e. timer match).

Timer 0 and Timer 1 can be used either the two 8-bit Timer/Counter or one 16-bit Timer/Counter by combining them. Also Timer 2 and Timer 3 are same. In this document, explain Timer 0 and Timer 1 because Timer2 and Timer3 same with Timer 0 and Timer 1.

In the "timer" function, the register is increased every internal clock input. Thus, one can think of it as counting internal clock input. Since a least clock consists of 2 and most clock consists of 2048 oscillator periods, the count rate is 1/2 to 1/2048 of the oscillator frequency in Timer0. And Timer1 can use the same clock source too. In addition, Timer1 has more fast clock source (1/1 to 1/8).

In the "counter" function, the register is increased in response to a 0-to-1 (rising edge) transition at its corresponding external input pin, EC0(Timer 0) or EC1(Timer 2).

**Note:** In the external event counter function, the RAO/ECO pin has not a schmitt trigger, but a normal input port. Therefore, it may be count more than input event signal if the noise interfere in slow transition input signal.

In addition the "capture" function, the register is increased in response external interrupt same with timer function. When external interrupt edge input, the count register is captured into capture data register CDRx.

Timer 1 and Timer 3 are shared with "PWM" function and "Compare output" function

It has seven operating modes: "8-bit timer/counter", "16-bit timer/counter", "8-bit capture", "16-bit capture", "8-bit compare output", "16-bit compare output" and "10-bit PWM" which are selected by bit in Timer mode register TMx as shown in Figure 13-1 and Table 13-1.




Figure 13-1 Timer Mode Register (TMx, x = 0~3)



16BIT	CAP0	CAP1	PWME	T0CK[2:0]	T1CK[1:0]	PWMO	TIMER 0	TIMER1
0	0	0	0	XXX	XX	0	8-bit Timer	8-bit Timer
0	0	1	0	111	XX	0	8-bit Event Counter	8-bit Capture
0	1	0	0	XXX	XX	1	8-bit Capture	8-bit Compare output
0	X <sup>1</sup>	0	1	XXX	XX	1	8-bit Timer/Counter	10-bit PWM
1	0	0	0	XXX	11	0	16-bit Timer	
1	0	0	0	111	11	0	16-bit Event Counter	
1	1	Х	0	XXX	11	0	16-bit Capture	
1	0	0	0	XXX	11	1	16-bit Compare output	

Table 13-1 Operating Modes of Timer 0 and Timer 1

1. X: The value "0" or "1" corresponding your operation.

### 13.1 8-bit Timer/Counter Mode

The GMS81C1404 and GMS81C1408 has four 8-bit Timer/Counters, Timer 0, Timer 1, Timer 2 and Timer 3, as shown in Figure 13-2.

The "timer" or "counter" function is selected by mode reg-

isters TMx as shown in Figure 13-1 and Table 13-1. To use as an 8-bit timer/counter mode, bit CAP0 of TM0 is cleared to "0" and bits 16BIT of TM1 should be cleared to "0"(Table 13-1).




Figure 13-2 8-bit Timer / Counter Mode



These timers have each 8-bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of 2, 4, 8, 32,128, 512, 2048 (selected by control bits T0CK2, T0CK1 and T0CK0 of register TM0) and 1, 2, 8 (selected by control bits T1CK1 and T1CK0 of register TM1). In the Timer 0, timer register T0 increases from  $00_H$  until it matches TDR0 and then reset to  $00_H$ . The match output of Timer 0 generates Timer 0 interrupt

(latched in T0F bit). As TDRx and Tx register are in same address, when reading it as a Tx, written to TDRx.

In counter function, the counter is increased every 0-to 1 (rising edge) transition of EC0 pin. In order to use counter function, the bit RA0 of the RA Direction Register RAIO is set to "0". The Timer 0 can be used as a counter by pin EC0 input, but Timer 1 can not.




Figure 13-3 Counting Example of Timer Data Registers




Figure 13-4 Timer Count Operation



### 13.2 16-bit Timer/Counter Mode

The Timer register is being run with 16 bits. A 16-bit timer/counter register T0, T1 are increased from  $0000_{\rm H}$  until it matches TDR0, TDR1 and then resets to  $0000_{\rm H}$ . The match output generates Timer 0 interrupt not Timer 1 interrupt.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK2, T0CK1 and T0SL0.

In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of TM1 should be set to "1" respectively.




Figure 13-5 16-bit Timer / Counter Mode

### 13.3 8-bit Compare Output (16-bit)

The GMS81C1404 and GMS81C1408 has a function of Timer Compare Output. To pulse out, the timer match can goes to port pin(COMP0) as shown in Figure 13-2 and Figure 13-5 . Thus, pulse out is generated by the timer match. These operation is implemented to pin, RB4/COMP0/PWM.

This pin output the signal having a 50: 50 duty square

# 13.4 8-bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer mode register TM0 (bit CAP1 of timer mode register TM1 for Timer 1) as shown in Figure 13-6.

As mentioned above, not only Timer 0 but Timer 1 can also

wave, and output frequency is same as below equation.

$$f_{COMP} = \frac{\text{Oscillation Frequency}}{2 \times \text{Prescaler Value} \times (TDR + 1)}$$

In this mode, the bit PWMO of RB function register (RB-FUNC) should be set to "1", and the bit PWME of timer1 mode register (TM1) should be set to "0".

In addition, 16-bit Compare output mode is available, also.

be used as a capture mode.

The Timer/Counter register is increased in response internal or external input. This counting function is same with normal timer mode, and Timer interrupt is generated when



timer register T0 (T1) increases and matches TDR0 (TDR1).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is more wider than the maximum period of Timer.

For example, in Figure 13-8, the pulse width of captured signal is wider than the timer data value (FF<sub>H</sub>) over 2 times. When external interrupt is occurred, the captured value ( $13_H$ ) is more little than wanted value. It can be obtained correct value by counting the number of timer overflow occurrence.

Timer/Counter still does the above, but with the added feature that a edge transition at external input INTx pin causes the current value in the Timer x register (T0,T1), to be cap-

tured into registers CDRx (CDR0, CDR1), respectively. After captured, Timer x register is cleared and restarts by hardware.

It has three transition modes: "falling edge", "rising edge", "both edge" which are selected by interrupt edge selection register IEDS (Refer to External interrupt section). In addition, the transition at INTx pin generate an interrupt.

**Note:** The CDRx, TDRx and Tx are in same address. In the capture mode, reading operation is read the CDRx, not Tx because path is opened to the CDRx, and TDRx is only for writing operation.




Figure 13-6 8-bit Capture Mode






Figure 13-7 Input Capture Operation




Figure 13-8 Excess Timer Overflow in Capture Mode



# 13.5 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except that the Timer register is being run will 16 bits.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK2, T0CK1 and T0CK0.

In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of TM1 should be set to "1" respectively.




Figure 13-9 16-bit Capture Mode

# 13.6 PWM Mode

The GMS81C1404 and GMS81C1408 has a two high speed PWM (Pulse Width Modulation) functions which shared with Timer1 (Timer 3). In this document, it will be explained only PWM0.

In PWM mode, pin RB4/COMP0/PWM0 outputs up to a 10-bit resolution PWM output. This pin should be configure as a PWM output by setting "1" bit PWM0O in RB-FUNC register. (PWM1 output by setting "1" bit PWM1O in RBFUNC)

The period of the PWM output is determined by the T1PPR (PWM0 Period Register) and PWM0HR[3:2] (bit3,2 of PWM0 High Register) and the duty of the PWM output is determined by the T1PDR (PWM0 Duty Register) and PWM0HR[1:0] (bit1,0 of PWM0 High Register).

The user writes the lower 8-bit period value to the T1PPR and the higher 2-bit period value to the PWM0HR[3:2]. And writes duty value to the T1PDR and the PWM0HR[1:0] same way.

The T1PDR is configure as a double buffering for glitchless PWM output. In Figure 13-10, the duty data is transferred from the master to the slave when the period data matched to the counted value. (i.e. at the beginning of next duty cycle)

# PWM Period = [PWM0HR[3:2]T1PPR] X Source Clock PWM Duty = [PWM0HR[1:0]T1PDR] X Source Clock

The relation of frequency and resolution is in inverse proportion. Table 13-2 shows the relation of PWM frequency vs. resolution.



If it needed more higher frequency of PWM, it should be reduced resolution.

	Frequency				
Resolution	T1CK[1:0] = 00(125nS)	T1CK[1:0] = 01(250nS)	T1CK[1:0] = 10(1uS)		
10-bit	7.8KHz	3.9KHz	0.98KHZ		
9-bit	15.6KHz	7.8KHz	1.95KHz		
8-bit	31.2KHz	15.6KHz	3.90KHz		
7-bit	62.5KHz	31.2KHz	7.81KHz		

Table 13-2 PWM Frequency vs. Resolution at 8MHz

The bit POL of TM1 decides the polarity of duty cycle.

If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to " $00_H$ ", the PWM output is determined by the bit POL (1: Low, 0: High).

It can be changed duty value when the PWM output. However the changed duty value is output after the current period is over. And it can be maintained the duty value at present output when changed only period value shown as Figure 13-12. As it were, the absolute duty time is not changed in varying frequency. But the changed period value must greater than the duty value.

Note: If changing the Timer1(3) to PWM function, it should be stop the timer clock firstly, and then set period and duty register value. If user writes register values while timer is in operation, these register could be set with certain values.

Ex) LDM TM1,#00H LDM T1PPR,#00H LDM T1PDR,#00H LDM PWM0HR,#00H LDM RBFUNC,#0001\_1100B LDM TM1,#1010\_1011B




Figure 13-10 PWM Mode






Figure 13-11 Example of PWM at 8MHz




Figure 13-12 Example of Changing the Period in Absolute Duty Cycle (@8MHz)



# 14. Serial Peripheral Interface

The Serial Peripheral Interface (SPI) module is a serial interface useful for communicating with other peripheral of microcontroller devices. These peripheral devices may be

serial EEPROMs, shift registers, display drivers, A/D converters, etc.




Figure 14-1 SPI Registers and Block Diagram



The SPI allows 8-bits of data to be synchronously transmitted and received. To accomplish communication, typically three pins are used:

Serial Data In RC5/SIN
 Serial Data Out RC6/SOUT
 Serial Clock RC4/SCK

Additionarily a fourth pin may be used when in a master or a slave mode of operation:

- Serial Transfer Ready RC3/SRDYIN/SRDYOUT

The serial data transfer operation mode is decided by setting the SM1 and SM0 of SPI Mode Control Register, and the transfer clock rate is decided by setting the SCK1 and SCK0 of SPI Mode Control Register as shown in Figure 14-1. And the polarity of transfer clock is selected by setting the POL.

The bit SRDY is used for master / slave selection. If this bit is set to "1" and SCK[1:0] is set to "11", the controller is performed to slave controller. As it were, the port RC3 is served for  $\overline{\text{SRDYOUT}}$ .




Figure 14-2 SPI Timing Diagram (without SRDY control)




Figure 14-3 SPI Timing Diagram (with SRDY control)



# 15. Buzzer Output function

The buzzer driver consists of 6-bit binary counter, the buzzer register BUR and the clock selector. It generates square-wave which is very wide range frequency (480 Hz~250 KHz at fxin = 4 MHz) by user programmable counter.

Pin RB1 is assigned for output port of Buzzer driver by setting the bit BUZO of RBFUNC to "1".

The 6-bit buzzer counter is cleared and start the counting by writing signal to the register BUR. It is increased from 00H until it matches 6-bit register BUR. Also, it is cleared by counter overflow and count up to output the square wave pulse of duty 50%.

The bit 0 to 5 of BUR determines output frequency for buzzer driving. Frequency calculation is following as shown below.

$$f_{BUZ}\!(H\!z) = \frac{\text{Oscillator Frequency}}{2 \times \text{Prescaler Ratio} \times (BUR + 1)}$$

The bits BUCK1, BUCK0 of BUR selects the source clock from prescaler output.




Figure 15-1 Buzzer Driver



### 16. ANALOG TO DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 8-bit digital value. The A/D module has eight analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

The analog reference voltage is selected to  $V_{DD}$  or AVref by setting of the bit AVREFS in RBFUNC register. If external analog reference AVref is selected, the bit ANSEL0 should not be set to "1", because this pin is used to an analog reference of A/D converter.

The A/D module has two registers which are the control register ADCM and A/D result register ADCR. The ADCM register, shown in Figure 16-2, controls the operation of the A/D converter module. The port pins can be configure as analog inputs or digital I/O.

To use analog inputs, each port is assigned analog input port by setting the bit ANSEL[7:0] in RAFUNC register. And selected the corresponding channel to be converted by setting ADS[2:0].

The processing of conversion is start when the start bit ADST is set to "1". After one cycle, it is cleared by hardware. The register ADCR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCR, the A/D conversion status bit ADSF is set to "1", and the A/D interrupt flag ADIF is set. The block diagram of the A/D module is shown in Figure 16-1 . The A/D status bit ADSF is set automatically when A/D conversion is completed, cleared when A/D conversion is in process. The conversion time takes maximum 10 uS (at fxin=8 MHz).




Figure 16-1 A/D Converter Block Diagram






Figure 16-2 A/D Converter Registers




Figure 16-3 A/D Converter Operation Flow

### **A/D Converter Cautions**

### (1) Input range of AN0 to AN7

The input voltage of AN0 to AN7 should be within the specification range. In particular, if a voltage above VDD (or AVref) or below Vss is input (even if within the absolute maximum rating range), the conversion value for that channel can not be indeterminate. The conversion values of the other channels may also be affected.

### (2) Noise countermeasures

In order to maintain 8-bit resolution, attention must be paid to noise on pins AVref(or VDD)and AN0 to AN7. Since the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 16-4 in order to reduce noise




Figure 16-4 Analog Input Pin Connecting Capacitor



# (3) Pins AN0/RB0 and AN1/RA1 to AN7/RA7

The analog input pins AN0 to AN7 also function as input/output port (PORT RA and RB0) pins. When A/D conversion is performed with any of pins AN0 to AN7 selected, be sure not to execute a PORT input instruction while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling

noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

### (4) AVref pin input impedance

A series resistor string of approximately  $10K\Omega$  is connected between the AVref pin and the Vss pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in parallel connection to the series resistor string between the AVref pin and the Vss pin, and there will be a large reference voltage error.



### 17. INTERRUPTS

The GMS81C1404 and GMS81C1408 interrupt circuits consist of Interrupt enable register (IENH, IENL), Interrupt request flags of IRQH, IRQL, Interrupt Edge Selection Register (IEDS), priority circuit and Master enable flag("I" flag of PSW). The configuration of interrupt circuit is shown in Figure 17-1 and Interrupt priority is shown in Table 17-1.

The External Interrupts INT0, INT1, INT2 and INT3 can each be transition-activated (1-to-0, 0-to-1 and both transition).

The flags that actually generate these interrupts are bit INT0IF, INT1IF, INT2IF and INT3IF in Register IRQH. When an external interrupt is generated, the flag that gen-

erated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transitionactivated.

The Timer 0, Timer 1, Timer 2 and Timer 3 Interrupts are generated by T0IF, T1IF, T2IF and T3IF, which are set by a match in their respective timer/counter register. The AD converter Interrupt is generated by ADIF which is set by finishing the analog to digital conversion. The Watch dog timer Interrupt is generated by WDTIF which set by a match in Watch dog timer register (when the bit WDTON is set to "0"). The Basic Interval Timer Interrupt is generated by BITIF which is set by a overflowing of the Basic Interval Timer Register(BITR).




Figure 17-1 Block Diagram of Interrupt Function



The interrupts are controlled by the interrupt master enable flag I-flag (bit 2 of PSW), the interrupt enable register (IENH, IENL) and the interrupt request flags (in IRQH, IRQL) except Power-on reset and software BRK interrupt.

Interrupt enable registers are shown in Figure 17-2. These registers are composed of interrupt enable flags of each interrupt source, these flags determines whether an interrupt will be accepted or not. When enable flag is "0", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, I-flag, which disables all interrupts at once.

Reset/Interrupt	Symbol	Priority	Vector Addr.
Hardware Reset	RESET	-	FFFE <sub>H</sub>
External Interrupt 0	INT0	1	FFFA <sub>H</sub>
External Interrupt 1	INT1	2	FFF8 <sub>H</sub>
Timer 0	Timer 0	3	FFF6 <sub>H</sub>
Timer 1	Timer 1	4	FFF4 <sub>H</sub>
External Interrupt 2	INT2	5	FFF2 <sub>H</sub>
External Interrupt 3	INT3	6	FFF0 <sub>H</sub>
Timer 2	Timer 2	7	
Timer 3	Timer 3	8	FFEE <sub>H</sub>
A/D Converter	A/D C	9	FFECH
Watch Dog Timer	WDT	10	FFEA <sub>H</sub>
Basic Interval Timer	BIT	11	FFE8 <sub>H</sub>
Serial Interface	SPI	12	FFE6 <sub>H</sub>

**Table 17-1 Interrupt Priority** 




Figure 17-2 Interrupt Enable Registers and Interrupt Request Registers

When an interrupt is occurred, the I-flag is cleared and disable any further interrupt, the return address and PSW are pushed into the stack and the PC is vectored to. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt request flag bits.

The interrupt request flag bit(s) must be cleared by software before re-enabling interrupts to avoid recursive interrupts. The Interrupt Request flags are able to be read and written.



# 17.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8  $f_{OSC}$  (2  $\mu s$  at  $f_{XIN}$ =4MHz) after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI].

### Interrupt acceptance

1. The interrupt master enable flag (I-flag) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.

- 2. Interrupt request flag for the interrupt source accepted is cleared to "0".
- 3. The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times.
- 4. The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter.
- 5. The instruction stored at the entry address of the interrupt service program is executed.





Figure 17-3 Timing chart of Interrupt Acceptance and Interrupt Return Instruction



Correspondence between vector table address for BIT interrupt and the entry address of the interrupt service program.

A interrupt request is not accepted until the I-flag is set to "1" even if a requested interrupt has higher priority than that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should be set to "1" by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

### Saving/Restoring General-purpose Register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. These registers are saved by the software if necessary. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory area for saving registers.




The following method is used to save/restore the general-purpose registers.

Example: Register save using push and pop instructions

INTxx:	PUSH PUSH PUSH	A X Y	;SAVE AC ;SAVE X ;SAVE Y	REG.
	interrupt proc	essing		
	POP POP POP RETI	Y X A	;RESTORE ;RESTORE ;RESTORE ;RETURN	X REG.

General-purpose register save/restore using push and pop instructions;



# 17.2 BRK Interrupt

Software interrupt can be invoked by BRK instruction, which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0.

Each processing step is determined by B-flag as shown in Figure 17-4.




Figure 17-4 Execution of BRK/TCALL0

# 17.3 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal polling sequence determines by hardware which request is serviced.

However, multiple processing through software for special features is possible. Generally when an interrupt is accepted, the I-flag is cleared to disable any further interrupt. But as user sets I-flag in interrupt routine, some further interrupt can be serviced even if certain interrupt is in progress.






Figure 17-5 Execution of Multi Interrupt

Example: Even though Timer1 interrupt is in progress, INT0 interrupt serviced without any suspend.

```
TIMER1: PUSH
           PUSH
           PUSH
                                  ; Enable INT0 only
          LDM
                   IENH,#80H
          LDM
                                  ; Disable other
; Enable Interrupt
                   IENL,#0
          ΕI
           :
           :
          LDM
                   ienh,#0ffh ; Enable all interrupts
                   IENL, #0F0H
           LDM
           POP
           POP
                   Χ
           POP
                   Α
           RETI
```



# 17.4 External Interrupt

The external interrupt on INT0, INT1, INT2 and INT3 pins are edge triggered depending on the edge selection register IEDS (address  $0E6_H$ ) as shown in Figure 17-6.

The edge detection of external interrupt has three transition activated mode: rising edge, falling edge, and both edge.





Figure 17-6 External Interrupt Block Diagram



Example: To use as an INT0 and INT2

```
; **** Set port as an input port RB2,RD0

LDM RBIO,#1111_1011B
LDM RDIO,#1111_1110B
; ; **** Set port as an interrupt port

LDM RBFUNC,#04H
LDM RBFUNC,#01H
; ; **** Set Falling-edge Detection
LDM IEDS,#0001_0001B
:
```

### **Response Time**

The INT0, INT1,INT2 and INT3 edge are latched into INT0IF, INT1IF, INT2IF and INT3IF at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a minimum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.



shows interrupt response timings.




Figure 17-7 Interrupt Response Timing Diagram



### 18. WATCHDOG TIMER

The purpose of the watchdog timer is to detect the malfunction (runaway) of program due to external noise or other causes and return the operation to the normal condition.

The watchdog timer has two types of clock source.

The first type is an on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external oscillator of the Xin pin. It means that the watchdog timer will run, even if the clock on the Xin pin of the device has been stopped, for example, by entering the STOP mode.

The other type is a prescaled system clock.

The watchdog timer consists of 7-bit binary counter and the watchdog timer data register. When the value of 7-bit binary counter is equal to the lower 7 bits of WDTR, the interrupt request flag is generated. This can be used as WDT interrupt or reset the CPU in accordance with the bit WDTON.

Note: Because the watchdog timer counter is enabled after clearing Basic Interval Timer, after the bit WD-TON set to "1", maximum error of timer is depend on prescaler ratio of Basic Interval Timer.

The 7-bit binary counter is cleared by setting WDTCL(bit7 of WDTR) and the WDTCL is cleared automatically after 1 machine cycle.

The RC oscillated watchdog timer is activated by setting the bit RCWDT as shown below.

```
CKCTLR, #3FH ; enable the RC-osc WDT LDM WDTR, #0FFH ; set the WDT period ; enter the STOP mode NOP NOP ; RC-osc WDT running :
```

The RC oscillation period is vary with temperature,  $V_{DD}$  and process variations from part to part (approximately,  $40\sim120uS$ ). The following equation shows the RC oscillated watchdog timer time-out.

$$T_{RCWDT}$$
= $CLK_{RC} \times 2^8 \times [WDTR.6 \sim 0] + (CLK_{RC} \times 2^8)/2$   
where,  $CLK_{RC} = 40 \sim 120 uS$ 

In addition, this watchdog timer can be used as a simple 7-bit timer by interrupt WDTIF. The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is as below.

 $T_{WDT} = [WDTR.6 \sim 0] \times Interval \ of \ BIT$ 




Figure 18-1 Block Diagram of Watchdog Timer



# 19. Power Saving Mode

For applications where power consumption is a critical factor, device provides two kinds of power saving functions, STOP mode and Wake-up Timer mode.

The power saving function is activated by execution of

STOP instruction after setting the corresponding status (WAKEUP) of CKCTLR.

Table 19-1 shows the status of each Power Saving Mode.

Peripheral	STOP	Wake-up Timer	
RAM	Retain	Retain	
Control Registers	Retain	Retain	
I/O Ports	Retain	Retain	
CPU	Stop	Stop	
Timer0, Timer2	Stop	Operation	
Oscillation	Stop	Oscillation	
Prescaler	Stop	÷ 2048 only	
Entering Condition [WAKEUP]	0	1	
Release Sources	RESET, RCWDT, INT0~3, EC0~1, SPI	RESET, RCWDT, INT0~3, EC0~1, SPI, TIMER0, TIMER2	

**Table 19-1 Power Saving Mode** 

### 19.1 Stop Mode

In the Stop mode, the on-chip oscillator is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers. Oscillator stops and the systems internal operations are all held up.

- The states of the RAM, registers, and latches valid immediately before the system is put in the STOP state are all held.
- The program counter stop the address of the instruction to be executed after the instruction "STOP" which starts the STOP operating mode.

The Stop mode is activated by execution of STOP instruction after clearing the bit WAKEUP of CKCTLR to "0". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

In the Stop mode of operation,  $V_{DD}$  can be reduced to minimize power consumption. Care must be taken, however, to ensure that  $V_{DD}$  is not reduced before the Stop mode is invoked, and that  $V_{DD}$  is restored to its normal operating level, before the Stop mode is terminated.

The reset should not be activated before  $V_{DD}$  is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize.

**Note:** After STOP instruction, at least two or more NOP instruction should be written

Ex) LDM CKCTLR,#0000\_1110B STOP NOP NOP

In the STOP operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (V<sub>DD</sub>/V<sub>SS</sub>); however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring to fix the level by pull-up or other means



### Release the STOP mode

The exit from STOP mode is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values. If I-flag = 1, the normal interrupt response takes place. If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine. (refer to Figure 19-1)

By reset, exit from Stop mode is shown in Figure 19-3 . When exit from Stop mode by external interrupt, enough oscillation stabilization time is required to normal operation. Figure 19-2 shows the timing diagram. When release the Stop mode, the Basic interval timer is activated on wake-up. It is increased from  $00_H$  until FF $_H$ . The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized...




Figure 19-1 STOP Releasing Flow by Interrupts




Figure 19-2 Timing of STOP Mode Release by External Interrupt






Figure 19-3 Timing of STOP Mode Release by RESET

# 19.2 STOP Mode using Internal RCWDT

In the STOP mode using Internal RC-Oscillated Watchdog Timer, the on-chip oscillator is stopped. But internal RC oscillation circuit is oscillated in this mode. The on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers.

The Internal RC-Oscillated Watchdog Timer mode is activated by execution of STOP instruction after setting the bit RCWDT of CKCTLR to "1". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

**Note:** After STOP instruction, at least two or more NOP instruction should be written

Ex) LDM WDTR,#1111\_1111B LDM CKCTLR,#0010\_1110B

STOP NOP NOP

### Release the STOP mode using internal RCWDT

The exit from STOP mode using Internal RC-Oscillated Watchdog Timer is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts allow both

on-chip RAM and Control registers to retain their values.

If I-flag = 1, the normal interrupt response takes place. In this case, if the bit WDTON of CKCTLR is set to "0" and the bit WDTE of IENH is set to "1", the device will execute the watchdog timer interrupt service routine.(Figure 19-4) However, if the bit WDTON of CKCTLR is set to "1", the device will generate the internal RESET signal and execute the reset processing. (Figure 19-5)

If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine.( refer to Figure 19-1)

When exit from STOP mode using Internal RC-Oscillated Watchdog Timer by external interrupt, the oscillation stabilization time is required to normal operation. Figure 19-4 shows the timing diagram. When release the Internal RC-Oscillated Watchdog Timer mode, the basic interval timer is activated on wake-up. It is increased from  $00_H$  until FF $_H$ . The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized.

By reset, exit from STOP mode using internal RC-Oscillated Watchdog Timer is shown in Figure 19-5 .




Figure 19-4 STOP Mode Releasing by External Interrupt or WDT Interrupt(using RCWDT)




Figure 19-5 STOP Mode Releasing by RESET(using RCWDT)

# 19.3 Wake-up Timer Mode

In the Wake-up Timer mode, the on-chip oscillator is not stopped. Except the Prescaler(only 2048 devided ratio), Timer0 and Timer2, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers.

The Wake-up Timer mode is activated by execution of STOP instruction after setting the bit WAKEUP of CKCTLR to "1". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)



**Note:** After STOP instruction, at least two or more NOP instruction should be written

Ex) LDM TDR0,#0FFH LDM TM0,#0001\_1011B LDM CKCTLR,#0100\_1110B STOP

NOP NOP

In addition, the clock source of timer0 and timer2 should be selected to 2048 devided ratio. Otherwise, the wake-up function can not work. And the timer0 and timer2 can be operated as 16-bit timer with timer1 and timer3(refer to timer function). The period of wake-up function is varied by setting the timer data register0, TDR0 or timer data register2, TDR2.

#### Release the Wake-up Timer mode

The exit from Wake-up Timer mode is hardware reset, Timer0(Timer2) overflow or external interrupt. Reset redefines all the Control registers but does not change the on-chip RAM. External interrupts and Timer0(Timer2) overflow allow both on-chip RAM and Control registers to retain their values.

If I-flag = 1, the normal interrupt response takes place. If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine. (refer to Figure 19-1)

When exit from Wake-up Timer mode by external interrupt or timer0(Timer2) overflow, the oscillation stabilizing time is not required to normal operation. Because this mode do not stop the on-chip oscillator shown as Figure 19-6.




Figure 19-6 Wake-up Timer Mode Releasing by External Interrupt or Timer0(Timer2) Interrupt

#### 19.4 Minimizing Current Consumption

The Stop mode is designed to reduce power consumption. To minimize current drawn during Stop mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical.

Note: In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (V<sub>DD</sub>/V<sub>SS</sub>); however, when the input level becomes higher than the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.


It should be set properly that current flow through port doesn't exist.

First conseider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing from external MCU is very high that the current doesn't flow

But input voltage level should be  $V_{SS}$  or  $V_{DD}$ . Be careful that if unspecified voltage, i.e. if uncertain voltage level (not  $V_{SS}$  or  $V_{DD}$ ) is applied to input pin, there can be little current (max. 1mA at around 2V) flow.

If it is not appropriate to set as an input mode, then set to output mode considering there is no current flow. Setting to High or Low is decided considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there is external pull-down register, it is set to low.









Figure 19-7 Application Example of Unused Input Port






Figure 19-8 Application Example of Unused Output Port



#### 20. RESET

The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset in accomplished by holding the RESET pin low for at least 8 oscillator periods, while the oscillator running. After reset, 64ms (at 4 MHz) add with 7 oscillator periods are required to start execution as shown in Figure 20-1.

Internal RAM is not affected by reset. When  $V_{DD}$  is turned on, the RAM content is indeterminate. Therefore, this RAM should be initialized before reading or testing it.

Initial state of each register is shown as Table 9-1.




Figure 20-1 Timing Diagram after RESET



#### 21. POWER FAIL PROCESSOR

The GMS81C1404 and GMS81C1408 has an on-chip power fail detection circuitry to immunize against power noise. A configuration register, PFDR, can enable (if clear/programmed) or disable (if set) the Power-fail Detect circuitry. If V<sub>DD</sub> falls below 2.5~3.5V(2.0~3.0V) range for longer than 50 nS, the Power fail situation may reset MCU according to PFS bit of PFDR. And power fail detect level is selectable by mask option. On the other hand, in the OTP, power fail detect level is decided by setting the bit PFDLEVEL of CONFIG register when program the OTP.

As below PFDR register is not implemented on the in-cir-

cuit emulator, user can not experiment with it. Therefore, after final development of user program, this function may be experimented.

Note: Power fail detect level is decided by mask option checking the bit PFDLEVEL of MASK ORDER SHEET (refer to MASK ORDER SHEET)

In the case of OTP, Power fail detect level is decided by setting the bit PFDLEVEL of CONFIG register (refer to Figure 22-1).




Figure 21-1 Power Fail Detector Register




Figure 21-2 Example S/W of RESET by Power fail






Figure 21-3 Power Fail Processor Situations



# 22. OTP PROGRAMMING (GMS87C1404/GMS87C1408 only)

#### 22.1 DEVICE CONFIGURATION AREA

The Device Configuration Area can be programmed or left unprogrammed to select device configuration such as security bit.

Ten memory locations (0F50 $_{H} \sim$  0FE0 $_{H}$ ) are designated as

Customer ID recording locations where the user can store check-sum or other customer identification numbers. This area is not accessible during normal execution but is readable and writable during program / verify.




Figure 22-1 Device Configuration Area




Figure 22-2 Pin Assignment



D: N	User Mode		EPROM MODE	<b>.</b>							
Pin No.	Pin Name	Pin Name	Desc	ription							
1	RA4 (AN4)	A_D4		A12	A4	D4					
2	RA5 (AN5)	A_D5	Address Input	A13	A5	D5					
3	RA6 (AN6)	A_D6	Data Input/Output	A14	A6	D6					
4	RA7 (AN7)	A_D7		A15	A7	D7					
5	$V_{DD}$	V <sub>DD</sub>	Connect to V <sub>DD</sub> (6.0V)								
6	RB0 (AVref/AN0)	CTL0									
7	RB1 (INT0)	CTL1	Read/Write Control Address/Data Control								
8	RB2 (INT1)	CTL2	- Addiess/Data Contion								
9~18	RB3~7, RC3~6, RD2	V <sub>DD</sub>	Connect to V <sub>DD</sub> (6.0V)								
19	X <sub>IN</sub>	EPROM Enable	High Active, Latch Address in fa	lling edge							
20	X <sub>OUT</sub>	NC	No connection								
21	RESET	V <sub>PP</sub>	Programming Power (0V, 12.75)	V)							
22	V <sub>SS</sub>	V <sub>SS</sub>	Connect to V <sub>SS</sub> (0V)								
23, 24	RC0, 1	$V_{DD}$	Connect to V <sub>DD</sub> (6.0V)								
25	RA0 (EC0)	A_D0		A8	A0	D0					
26	RA1 (AN1)	A_D1	Address Input	A9	A1	D1					
27	RA2 (AN2)	A_D2	Data Input/Output	A10	A2	D2					
28	RA3 (AN3)	A_D3	<b>=</b>	A11	А3	D3					

Table 22-1 Pin Description in EPROM Mode






Figure 22-3 Timing Diagram in Program (Write & Verify) Mode




Figure 22-4 Timing Diagram in READ Mode



Parameter	Symbol	MIN	TYP	MAX	Unit
Programming Supply Current	I <sub>VPP</sub>	-	-	50	mA
Supply Current in EPROM Mode	I <sub>VDDP</sub>	-	-	20	mA
V <sub>PP</sub> Level during Programming	V <sub>IHP</sub>	11.5	12.0	12.5	V
V <sub>DD</sub> Level in Program Mode	$V_{DD1H}$	5	6	6.5	V
V <sub>DD</sub> Level in Read Mode	$V_{DD2H}$	-	2.7	-	V
CTL2~0 High Level in EPROM Mode	V <sub>IHC</sub>	0.8V <sub>DD</sub>	-	-	V
CTL2~0 Low Level in EPROM Mode	V <sub>ILC</sub>	-	-	$0.2V_{DD}$	V
A_D7~A_D0 High Level in EPROM Mode	V <sub>IHAD</sub>	0.9V <sub>DD</sub>	-	-	V
A_D7~A_D0 Low Level in EPROM Mode	$V_{ILAD}$	-	-	0.1V <sub>DD</sub>	V
V <sub>DD</sub> Saturation Time	T <sub>VDDS</sub>	1	-	-	mS
V <sub>PP</sub> Setup Time	T <sub>VPPR</sub>	-	-	1	mS
V <sub>PP</sub> Saturation Time	T <sub>VPPS</sub>	1	-	-	mS
EPROM Enable Setup Time after Data Input	T <sub>SET1</sub>		200		nS
EPROM Enable Hold Time after T <sub>SET1</sub>	T <sub>HLD1</sub>		500		nS
EPROM Enable Delay Time after T <sub>HLD1</sub>	T <sub>DLY1</sub>		200		nS
EPROM Enable Hold Time in Write Mode	T <sub>HLD2</sub>		100		nS
EPROM Enable Delay Time after T <sub>HLD2</sub>	T <sub>DLY2</sub>		200		nS
CTL2,1 Setup Time after Low Address input and Data input	T <sub>CD1</sub>		100		nS
CTL1 Setup Time before Data output in Read and Verify Mode	T <sub>CD2</sub>		100		nS

Table 22-2 AC/DC Requirements for Program/Read Mode






Figure 22-5 Programming Flow Chart






Figure 22-6 Reading Flow Chart



# **APPENDIX**



ii Oct. 1999 Ver 1.0



# **A. INSTRUCTION MAP**

LOW HIGH	00000	00001 01	00010 02	00011 03	00100 04	00101 05	00110 06	00111 07	01000 08	01001 09	01010 0A	01011 0B	01100 0C	01101 0D	01110 0E	01111 0F
000	-	SET1 dp.bit	BBS A.bit,rel	BBS dp.bit,rel	ADC #imm	ADC dp	ADC dp+X	ADC !abs	ASL A	ASL dp	TCALL 0	SETA1 .bit	BIT dp	POP A	PUSH A	BRK
001	CLRC				SBC #imm	SBC dp	SBC dp+X	SBC !abs	ROL A	ROL dp	TCALL 2	CLRA1 .bit	COM dp	POP X	PUSH X	BRA rel
010	CLRG				CMP #imm	CMP dp	CMP dp+X	CMP !abs	LSR A	LSR dp	TCALL 4	NOT1 M.bit	TST dp	POP Y	PUSH Y	PCALL Upage
011	DI				OR #imm	OR dp	OR dp+X	OR !abs	ROR A	ROR dp	TCALL 6	OR1 OR1B	CMPX dp	POP PSW	PUSH PSW	RET
100	CLRV				AND #imm	AND dp	AND dp+X	AND !abs	INC A	INC dp	TCALL 8	AND1 AND1B	CMPY dp	CBNE dp+X	TXSP	INC X
101	SETC				EOR #imm	EOR dp	EOR dp+X	EOR !abs	DEC A	DEC dp	TCALL 10	EOR1 EOR1B	DBNE dp	XMA dp+X	TSPX	DEC X
110	SETG				LDA #imm	LDA dp	LDA dp+X	LDA !abs	TXA	LDY dp	TCALL 12	LDC LDCB	LDX dp	LDX dp+Y	XCN	DAS
111	EI				LDM dp,#imm	STA dp	STA dp+X	STA !abs	TAX	STY dp	TCALL 14	STC M.bit	STX dp	STX dp+Y	XAX	STOP

LOW HIGH	10000 10	10001 11	10010 12	10011 13	10100 14	10101 15	10110 16	10111 17	11000 18	11001 19	11010 1A	11011 1B	11100 1C	11101 1D	11110 1E	11111 1F
000	BPL rel	CLR1 dp.bit	BBC A.bit,rel	BBC dp.bit,rel	ADC {X}	ADC !abs+Y	ADC [dp+X]	ADC [dp]+Y	ASL !abs	ASL dp+X	TCALL 1	JMP !abs	BIT !abs	ADDW dp	LDX #imm	JMP [!abs]
001	BVC rel				SBC {X}	SBC !abs+Y	SBC [dp+X]	SBC [dp]+Y	ROL !abs	ROL dp+X	TCALL 3	CALL !abs	TEST !abs	SUBW dp	LDY #imm	JMP [dp]
010	BCC rel				CMP {X}	CMP !abs+Y	CMP [dp+X]	CMP [dp]+Y	LSR !abs	LSR dp+X	TCALL 5	MUL	TCLR1 !abs	CMPW dp	CMPX #imm	CALL [dp]
011	BNE rel				OR {X}	OR !abs+Y	OR [dp+X]	OR [dp]+Y	ROR !abs	ROR dp+X	TCALL 7	DBNE Y	CMPX !abs	LDYA dp	CMPY #imm	RETI
100	BMI rel				AND {X}	AND !abs+Y	AND [dp+X]	AND [dp]+Y	INC !abs	INC dp+X	TCALL 9	DIV	CMPY !abs	INCW dp	INC Y	TAY
101	BVS rel				EOR {X}	EOR !abs+Y	EOR [dp+X]	EOR [dp]+Y	DEC !abs	DEC dp+X	TCALL 11	XMA {X}	XMA dp	DECW dp	DEC Y	TYA
110	BCS rel				LDA {X}	LDA !abs+Y	LDA [dp+X]	LDA [dp]+Y	LDY !abs	LDY dp+X	TCALL 13	LDA {X}+	LDX !abs	STYA dp	XAY	DAA
111	BEQ rel				STA {X}	STA !abs+Y	STA [dp+X]	STA [dp]+Y	STY !abs	STY dp+X	TCALL 15	STA {X}+	STX !abs	CBNE dp	XYX	NOP



# **B. INSTRUCTION SET**

# 1. ARITHMETIC/ LOGIC OPERATION

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	ADC #imm	04	2	2	Add with carry.	
2	ADC dp	05	2	3	$A \leftarrow (A) + (M) + C$	
3	ADC dp + X	06	2	4		
4	ADC !abs	07	3	4		NVH-ZC
5	ADC !abs + Y	15	3	5		
6	ADC [dp + X]	16	2	6		
7	ADC [dp]+Y	17	2	6		
8	ADC {X}	14	1	3		
9	AND #imm	84	2	2	Logical AND	
10	AND dp	85	2	3	$A \leftarrow (A) \land (M)$	
11	AND dp + X	86	2	4		
12	AND !abs	87	3	4		NZ-
13	AND !abs + Y	95	3	5		
14	AND [dp + X]	96	2	6		
15	AND [dp]+Y	97	2	6		
16	AND {X}	94	1	3		
17	ASL A	08	1	2	Arithmetic shift left	
18	ASL dp	09	2	4	C 7 6 5 4 3 2 1 0	NZC
19	ASL dp + X	19	2	5		
20	ASL !abs	18	3	5		
21	CMP #imm	44	2	2	Compare accumulator contents with memory contents	
22	CMP dp	45	2	3	(A) -(M)	
23	CMP dp + X	46	2	4		
24	CMP !abs	47	3	4		NZC
25	CMP !abs + Y	55	3	5		
26	CMP [dp + X]	56	2	6		
27	CMP [dp]+Y	57	2	6		
28	CMP {X}	54	1	3		
29	CMPX #imm	5E	2	2	Compare X contents with memory contents	
30	CMPX dp	6C	2	3	(X)-(M)	NZC
31	CMPX !abs	7C	3	4		
32	CMPY #imm	7E	2	2	Compare Y contents with memory contents	
33	CMPY dp	8C	2	3	(Y)-(M)	NZC
34	CMPY !abs	9C	3	4		
35	COM dp	2C	2	4	1'S Complement : ( dp ) $\leftarrow$ ~( dp )	NZ-
36	DAA	DF	1	3	Decimal adjust for addition	NZC
37	DAS	CF	1	3	Decimal adjust for subtraction	NZC
38	DEC A	A8	1	2	Decrement	NZ-
39	DEC dp	A9	2	4	$M \leftarrow (M) - 1$	
40	DEC dp + X	B9	2	5		NZ-
41	DEC !abs	B8	3	5		
42	DEC X	AF	1	2		
43	DEC Y	BE	1	2		
44	DIV	9B	1	12	Divide: YA / X Q: A, R: Y	NVH-Z-

ii .SEP. 2004 Ver 1.3



NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
45	EOR #imm	A4	2	2	Exclusive OR	NVGBHIZC
46	EOR dp	A5	2	3	$A \leftarrow (A) \oplus (M)$	
47	EOR dp + X	A6	2	4	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
48	EOR !abs	A7	3	4		NZ-
49	EOR !abs + Y	B5	3	5		
50	EOR [dp + X]	B6	2	6		
51	EOR [dp]+Y	B7	2	6		
52	EOR {X}	B4	1	3		
53	INC A	88	1	2	Increment	NZ-
54	INC dp	89	2	4	M ← (M) + 1	
55	INC dp + X	99	2	5	(W) · 1	NZ-
56	INC !abs	98	3	5		
57	INC X	8F	1	2		
58	INC Y	9E	1	2		
59	LSR A	48	1	2	Logical shift right	
60	LSR dp	49	2	4	Logical Shift right	NZC
61	LSR dp + X	59	2	5	7 6 5 4 3 2 1 0 C	NZC
62	LSR labs	58	3	5	"0" -> -> -> -> -> ->	
63	MUL	5B	1	9	$Multiply : YA \leftarrow Y \times A$	NZ-
64	OR #imm	64	2	2	Logical OR	NZ-
65	OR dp	65	2	3		
66	OR dp + X	66	2	4	$A \leftarrow (A) \lor (M)$	
67	OR !abs	67	3	4		N 7
68	OR !abs + Y	75	3	5		NZ-
69	OR [dp + X]	76	2	6		
70	OR [dp ] + Y	77	2	6		
71	OR {X}	74	1	3		
72	ROL A	28	1	2	Detete left through comm.	
73	ROL dp	29	2	4	Rotate left through carry  C 7 6 5 4 3 2 1 0	N 50
74	ROL dp + X	39	2	5		NZC
75	ROL labs	38	3	5		
76	ROR A	68	1	2	Detete sight the same	
77	ROR dp	69	2	4	Rotate right through carry 7 6 5 4 3 2 1 0 C	
78	ROR dp + X	79	2	5	7 6 5 4 3 2 1 0 C	NZC
79	ROR !abs	78	3	5		
80	SBC #imm	24	2	2	Outdoord with a series	
81	SBC dp	25	2	3	Subtract with carry	
	SBC dp + X		2	4	A ← (A)-(M)-~(C)	
82	SBC up + X SBC !abs	26 27	3	4		
84	SBC !abs + Y	35	3	5		NVHZC
85	SBC [dp + X]	36	2	6		
86	SBC [dp + X]	37	2	6		
	SBC [dp]+Y	34	1	3		
87	3DC { A }	34	- 1	٥	Test means and to the control of the	
88	TST dp	4C	2	3	Test memory contents for negative or zero ( dp ) - 00 <sub>H</sub>	NZ-
89	XCN	CE	1	5	Exchange nibbles within the accumulator $A_7 \sim A_4 \leftrightarrow A_3 \sim A_0$	NZ-



# 2. REGISTER / MEMORY OPERATION

1 LDA #imm	NZ-
3       LDA dp + X       C6       2       4         4       LDA !abs       C7       3       4         5       LDA !abs + Y       D5       3       5         6       LDA [dp] + Y       D7       2       6         7       LDA [dp] + Y       D7       2       6         8       LDA {X}       D4       1       3         9       LDA {X}+       DB       1       4       X- register auto-increment : A ← (M), X ← X + 1         10       LDM dp,#imm       E4       3       5       Load memory with immediate data : (M) ← imm         11       LDX #imm       1E       2       2       Load X-register         12       LDX dp       CC       2       3       X ← (M)         13       LDX !abs       DC       3       4         15       LDY #imm       3E       2       2       Load Y-register         16       LDY dp + X       D9       2       4         18       LDY !abs       D8       3       4         19       STA dp       E5       2       4         20       STA dp + X       E6       2       5	NZ-
4       LDA !abs       C7       3       4         5       LDA !abs + Y       D5       3       5         6       LDA [dp] + Y       D7       2       6         7       LDA [dp] + Y       D7       2       6         8       LDA {X}       D4       1       3         9       LDA {X}+       DB       1       4       X- register auto-increment : A ← (M), X ← X + 1         10       LDM dp,#imm       E4       3       5       Load memory with immediate data : (M) ← imm         11       LDX #imm       1E       2       2       Load X-register         12       LDX dp       CC       2       3       X ← (M)         13       LDX dp + Y       CD       2       4         14       LDX !abs       DC       3       4         15       LDY #imm       3E       2       2       Load Y-register         16       LDY dp + X       D9       2       4         18       LDY !abs       D8       3       4         19       STA dp       E5       2       4         20       STA dp + X       E6       2       5	NZ-
5       LDA labs + Y       D5       3       5         6       LDA [dp + X]       D6       2       6         7       LDA [dp] + Y       D7       2       6         8       LDA {X}       D4       1       3         9       LDA {X}+       DB       1       4       X- register auto-increment : A ← (M), X ← X + 1         10       LDM dp,#imm       E4       3       5       Load memory with immediate data : (M) ← imm         11       LDX #imm       1E       2       2       Load X-register         12       LDX dp       CC       2       3       X ← (M)         13       LDX dp + Y       CD       2       4         14       LDX labs       DC       3       4         15       LDY #imm       3E       2       2       Load Y-register         16       LDY dp       C9       2       3       Y ← (M)         17       LDY dp + X       D9       2       4         18       LDY labs       D8       3       4         19       STA dp       E5       2       4         20       STA labs       E7       3       5 <td>NZ-</td>	NZ-
6 LDA [dp + X] D6 2 6 7 LDA [dp] + Y D7 2 6 8 LDA {X} D4 1 3 9 LDA {X}+ DB 1 4 X- register auto-increment : A ← (M), X ← X + 1 10 LDM dp,#imm E4 3 5 Load memory with immediate data : (M) ← imm 11 LDX #imm 1E 2 2 Load X-register 12 LDX dp CC 2 3 X ← (M) 13 LDX dp + Y CD 2 4 14 LDX !abs DC 3 4 15 LDY #imm 3E 2 2 Load Y-register 16 LDY dp C9 2 3 Y ← (M) 17 LDY dp + X D9 2 4 18 LDY !abs D8 3 4 19 STA dp E5 2 4 Store accumulator contents in memory 20 STA dp + X E6 2 5 21 STA !abs F7 3 5 22 STA !abs + Y F5 3 6 23 STA [dp + X] F6 2 7	NZ-
7       LDA [dp] + Y       D7       2       6         8       LDA {X}       D4       1       3         9       LDA {X}+       DB       1       4       X- register auto-increment : A ← (M), X ← X + 1         10       LDM dp,#imm       E4       3       5       Load memory with immediate data : (M) ← imm         11       LDX #imm       1E       2       2       Load X-register         12       LDX dp       CC       2       3         13       LDX dp + Y       CD       2       4         14       LDX !abs       DC       3       4         15       LDY #imm       3E       2       2       Load Y-register         16       LDY dp       C9       2       3       4         17       LDY dp + X       D9       2       4         18       LDY !abs       D8       3       4         19       STA dp       E5       2       4         20       STA dp + X       E6       2       5         21       STA !abs       E7       3       5         22       STA !abs + Y       F5       3       6 <t< td=""><td></td></t<>	
8       LDA {X}       D4       1       3         9       LDA {X}+       DB       1       4       X- register auto-increment : A ← (M), X ← X + 1         10       LDM dp,#imm       E4       3       5       Load memory with immediate data : (M) ← imm         11       LDX #imm       1E       2       2       Load X-register         12       LDX dp       CC       2       3       X ← (M)         13       LDX dp + Y       CD       2       4         14       LDX !abs       DC       3       4         15       LDY #imm       3E       2       2       Load Y-register         16       LDY dp       C9       2       3       Y ← (M)         17       LDY dp + X       D9       2       4         18       LDY !abs       D8       3       4         19       STA dp + X       E6       2       5         20       STA !abs       E7       3       5         22       STA !abs + Y       F5       3       6         23       STA [dp + X]       F6       2       7	
9 LDA { X }+ DB 1 4 X- register auto-increment : A ← (M), X ← X + 1  10 LDM dp,#imm E4 3 5 Load memory with immediate data : (M) ← imm  11 LDX #imm 1E 2 2 Load X-register  12 LDX dp CC 2 3 X ← (M)  13 LDX dp + Y CD 2 4  14 LDX labs DC 3 4  15 LDY #imm 3E 2 2 Load Y-register  16 LDY dp C9 2 3 Y ← (M)  17 LDY dp + X D9 2 4  18 LDY labs D8 3 4  19 STA dp E5 2 4 Store accumulator contents in memory  20 STA dp + X E6 2 5  21 STA labs E7 3 5  22 STA labs + Y F5 3 6  23 STA [dp + X] F6 2 7	
10 LDM dp,#imm	
11 LDX #imm 1E 2 2 Load X-register 12 LDX dp CC 2 3 X ← (M) 13 LDX dp + Y CD 2 4 14 LDX !abs DC 3 4 15 LDY #imm 3E 2 2 Load Y-register 16 LDY dp C9 2 3 Y ← (M) 17 LDY dp + X D9 2 4 18 LDY !abs D8 3 4 19 STA dp E5 2 4 Store accumulator contents in memory 20 STA dp + X E6 2 5 21 STA !abs E7 3 5 22 STA !abs + Y F5 3 6 23 STA [dp + X] F6 2 7	
12       LDX dp       CC       2       3         13       LDX dp + Y       CD       2       4         14       LDX !abs       DC       3       4         15       LDY #imm       3E       2       2         16       LDY dp       C9       2       3         17       LDY dp + X       D9       2       4         18       LDY !abs       D8       3       4         19       STA dp       E5       2       4       Store accumulator contents in memory         20       STA dp + X       E6       2       5         21       STA !abs       E7       3       5         22       STA !abs + Y       F5       3       6         23       STA [dp + X]       F6       2       7	
13 LDX dp + Y CD 2 4  14 LDX !abs DC 3 4  15 LDY #imm 3E 2 2 Load Y-register  16 LDY dp C9 2 3 Y ← (M)  17 LDY dp + X D9 2 4  18 LDY !abs D8 3 4  19 STA dp E5 2 4 Store accumulator contents in memory  20 STA dp + X E6 2 5  21 STA !abs E7 3 5  22 STA !abs + Y F5 3 6  23 STA [dp + X] F6 2 7	
14 LDX !abs DC 3 4  15 LDY #imm 3E 2 2 Load Y-register  16 LDY dp C9 2 3 Y ← (M)  17 LDY dp + X D9 2 4  18 LDY !abs D8 3 4  19 STA dp E5 2 4 Store accumulator contents in memory  20 STA dp + X E6 2 5  21 STA !abs E7 3 5  22 STA !abs + Y F5 3 6  23 STA [dp + X] F6 2 7	NZ-
15 LDY #imm 3E 2 2 Load Y-register 16 LDY dp C9 2 3 Y ← (M) 17 LDY dp + X D9 2 4 18 LDY !abs D8 3 4 19 STA dp E5 2 4 Store accumulator contents in memory 20 STA dp + X E6 2 5 21 STA !abs E7 3 5 22 STA !abs + Y F5 3 6 23 STA [dp + X] F6 2 7	NZ-
16 LDY dp C9 2 3 Y ← (M)  17 LDY dp + X D9 2 4  18 LDY !abs D8 3 4  19 STA dp E5 2 4 Store accumulator contents in memory  20 STA dp + X E6 2 5  21 STA !abs E7 3 5  22 STA !abs + Y F5 3 6  23 STA [dp + X] F6 2 7	NZ-
17 LDY dp + X D9 2 4  18 LDY !abs D8 3 4  19 STA dp E5 2 4 Store accumulator contents in memory  20 STA dp + X E6 2 5  21 STA !abs E7 3 5  22 STA !abs + Y F5 3 6  23 STA [dp + X] F6 2 7	NZ-
18     LDY !abs     D8     3     4       19     STA dp     E5     2     4     Store accumulator contents in memory       20     STA dp + X     E6     2     5       21     STA !abs     E7     3     5       22     STA !abs + Y     F5     3     6       23     STA [dp + X]     F6     2     7	
19 STA dp E5 2 4  20 STA dp + X E6 2 5  21 STA !abs E7 3 5  22 STA !abs + Y F5 3 6  23 STA [dp + X] F6 2 7	
20 STA dp + X	
21     STA !abs     E7     3     5       22     STA !abs + Y     F5     3     6       23     STA [dp + X]     F6     2     7	
22     STA !abs + Y     F5     3     6       23     STA [dp + X]     F6     2     7	Ì
23 STA [dp + X] F6 2 7	
04 074 5 1 1 1 1 1 7 5 7	
24   STA [dp]+Y   F7   2   7	
25 STA {X} F4 1 4	
26 STA { X }+ FB 1 4 X- register auto-increment : ( M ) ← A, X ← X + 1	
27 STX dp EC 2 4 Store X-register contents in memory	
28 STX dp + Y ED 2 5 (M) ← X	
29 STX labs FC 3 5	
30 STY dp E9 2 4 Store Y-register contents in memory	
31 STY dp + X F9 2 5 (M) ← Y	
32 STY labs F8 3 5	
33 TAX E8 1 2 Transfer accumulator contents to X-register : X ← A	NZ-
34 TAY 9F 1 2 Transfer accumulator contents to Y-register : Y ← A	NZ-
35 TSPX AE 1 2 Transfer stack-pointer contents to X-register : X ← sp	NZ-
36 TXA C8 1 2 Transfer X-register contents to accumulator: A ← X	NZ-
37 TXSP 8E 1 2 Transfer X-register contents to stack-pointer: sp ← X	NZ-
38 TYA BF 1 2 Transfer Y-register contents to accumulator: A ← Y	NZ-
39 XAX EE 1 4 Exchange X-register contents with accumulator :X ↔	
40 XAY DE 1 4 Exchange Y-register contents with accumulator :Y ↔	
41 XMA dp BC 2 5 Exchange memory contents with accumulator	
42 XMA dp+X AD 2 6 (M) ↔ A	NZ-
43 XMA {X} BB 1 5	
44 XYX FE 1 4 Exchange X-register contents with Y-register : X ↔ Y	

iv .SEP. 2004 Ver 1.3



# 3. 16-BIT OPERATION

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	ADDW dp	1D	2	5	16-Bits add without carry $YA \leftarrow (YA) + (dp +1)(dp)$	NVH-ZC
2	CMPW dp	5D	2	4	Compare YA contents with memory pair contents : (YA) – (dp+1)(dp)	NZC
3	DECW dp	BD	2	6	Decrement memory pair $(dp+1)(dp) \leftarrow (dp+1)(dp) - 1$	NZ-
4	INCW dp	9D	2	6	Increment memory pair $(dp+1)(dp) \leftarrow (dp+1)(dp) + 1$	NZ-
5	LDYA dp	7D	2	5	Load YA YA ← ( dp +1 ) ( dp )	NZ-
6	STYA dp	DD	2	5	Store YA ( dp +1 ) ( dp ) ← YA	
7	SUBW dp	3D	2	5	16-Bits substact without carry YA ← ( YA ) - ( dp +1) ( dp)	NVH-ZC

# 4. BIT MANIPULATION

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	AND1 M.bit	8B	3	4	Bit AND C-flag : $C \leftarrow (C) \land (M .bit)$	C
2	AND1B M.bit	8B	3	4	Bit AND C-flag and NOT : C $\leftarrow$ ( C ) $\land$ $\sim$ ( M .bit )	C
3	BIT dp	0C	2	4	Bit test A with memory :	MMZ-
4	BIT !abs	1C	3	5	$Z \leftarrow \text{ ( A )} \land \text{ ( M )} \text{ , } \text{ N} \leftarrow \text{ ( } \text{M}_{7} \text{ )} \text{ , } \text{ V} \leftarrow \text{ ( } \text{M}_{6} \text{ )}$	
5	CLR1 dp.bit	y1	2	4	Clear bit : ( M.bit ) ← "0"	
6	CLRA1 A.bit	2B	2	2	Clear A bit : ( A.bit )← "0"	
7	CLRC	20	1	2	Clear C-flag : C ← "0"	0
8	CLRG	40	1	2	Clear G-flag : G ← "0"	0
9	CLRV	80	1	2	Clear V-flag : V ← "0"	-00
10	EOR1 M.bit	AB	3	5	Bit exclusive-OR C-flag : $C \leftarrow (C) \oplus (M.bit)$	C
11	EOR1B M.bit	AB	3	5	Bit exclusive-OR C-flag and NOT : C $\leftarrow$ ( C ) $\oplus$ $\sim$ (M .bit)	C
12	LDC M.bit	СВ	3	4	Load C-flag : C ← ( M .bit )	C
13	LDCB M.bit	СВ	3	4	Load C-flag with NOT : $C \leftarrow \sim (M \cdot bit)$	C
14	NOT1 M.bit	4B	3	5	Bit complement : ( M .bit ) ← ~( M .bit )	
15	OR1 M.bit	6B	3	5	Bit OR C-flag : $C \leftarrow (C) \lor (M.bit)$	C
16	OR1B M.bit	6B	3	5	Bit OR C-flag and NOT : C $\leftarrow$ ( C ) $\vee$ $\sim$ ( M .bit )	C
17	SET1 dp.bit	x1	2	4	Set bit : ( M.bit ) ← "1"	
18	SETA1 A.bit	0B	2	2	Set A bit : ( A.bit ) ← "1"	
19	SETC	A0	1	2	Set C-flag ∶ C ← "1"	1
20	SETG	C0	1	2	Set G-flag ∶ G ← "1"	1
21	STC M.bit	EB	3	6	Store C-flag : ( M .bit ) ← C	
22	TCLR1 !abs	5C	3	6	Test and clear bits with A : A - (M), (M) $\leftarrow$ (M) $\wedge$ $\sim$ (A)	NZ-
23	TSET1 !abs	3C	3	6	Test and set bits with A : $A - (M)$ , $(M) \leftarrow (M) \lor (A)$	NZ-



# 5. BRANCH / JUMP OPERATION

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	BBC A.bit,rel	y2	2	4/6	Branch if bit clear :	
2	BBC dp.bit,rel	уЗ	3	5/7	if (bit) = 0, then $pc \leftarrow (pc) + rel$	
3	BBS A.bit,rel	x2	2	4/6	Branch if bit set :	
4	BBS dp.bit,rel	х3	3	5/7	if (bit) = 1, then $pc \leftarrow (pc) + rel$	
5	BCC rel	50	2	2/4	Branch if carry bit clear if (C) = 0, then $pc \leftarrow (pc) + rel$	
6	BCS rel	D0	2	2/4	Branch if carry bit set if (C) = 1, then $pc \leftarrow (pc) + rel$	
7	BEQ rel	F0	2	2/4	Branch if equal if $(Z) = 1$ , then $pc \leftarrow (pc) + rel$	
8	BMI rel	90	2	2/4	Branch if minus if (N) = 1, then $pc \leftarrow (pc) + rel$	
9	BNE rel	70	2	2/4	Branch if not equal if ( Z ) = 0 , then $pc \leftarrow (pc) + rel$	
10	BPL rel	10	2	2/4	Branch if minus if ( N ) = 0 , then $pc \leftarrow (pc) + rel$	
11	BRA rel	2F	2	4	Branch always pc ← ( pc ) + rel	
12	BVC rel	30	2	2/4	Branch if overflow bit clear if $(V) = 0$ , then $pc \leftarrow (pc) + rel$	
13	BVS rel	В0	2	2/4	Branch if overflow bit set if $(V) = 1$ , then $pc \leftarrow (pc) + rel$	
14	CALL !abs	3B	3	8	Subroutine call	
15	CALL [dp]	5F	2	8	$M(sp)\leftarrow (pc_H)$ , $sp\leftarrow sp-1$ , $M(sp)\leftarrow (pc_L)$ , $sp\leftarrow sp-1$ , if labs, $pc\leftarrow abs$ ; if $[dp]$ , $pc_L\leftarrow (dp)$ , $pc_H\leftarrow (dp+1)$	
16	CBNE dp,rel	FD	3	5/7	Compare and branch if not equal :	
17	CBNE dp+X,rel	8D	3	6/8	if $(A) \neq (M)$ , then $pc \leftarrow (pc) + rel$ .	
18	DBNE dp,rel	AC	3	5/7	Decrement and branch if not equal :	
19	DBNE Y,rel	7B	2	4/6	if $(M) \neq 0$ , then $pc \leftarrow (pc) + rel$ .	
20	JMP !abs	1B	3	3	Unconditional jump	
21	JMP [!abs]	1F	3	5	pc ← jump address	
22	JMP [dp]	3F	2	4		
23	PCALL upage	4F	2	6	U-page call $ \begin{split} &M(sp) \leftarrow (\ pc_H\ ),\ sp \leftarrow sp \ -1,\ M(sp) \leftarrow (\ pc_L\ ),\\ &sp \leftarrow sp \ -1,\ pc_L \leftarrow (\ upage\ ),\ \ pc_H \leftarrow "0FF_H"\ . \end{split} $	
24	TCALL n	nA	1	8	Table call : (sp) $\leftarrow$ ( pc <sub>H</sub> ), sp $\leftarrow$ sp - 1, M(sp) $\leftarrow$ ( pc <sub>L</sub> ),sp $\leftarrow$ sp - 1, pc <sub>L</sub> $\leftarrow$ (Table vector L), pc <sub>H</sub> $\leftarrow$ (Table vector H)	

vi .SEP. 2004 Ver 1.3



# 6. CONTROL OPERATION & etc.

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	BRK	0F	1	8	$\begin{split} & \text{Software interrupt}: B \leftarrow \text{"1", M(sp)} \leftarrow (pc_H), \ sp \leftarrow sp\text{-1,} \\ & \text{M(s)} \leftarrow (pc_L), sp \leftarrow sp \text{-1, M(sp)} \leftarrow (PSW), sp \leftarrow sp \text{-1,} \\ & pc_L \leftarrow (\ 0\text{FFDE}_H\ )\ , \ pc_H \leftarrow (\ 0\text{FFDF}_H)\ . \end{split}$	1-0
2	DI	60	1	3	Disable interrupts : I ← "0"	0
3	EI	E0	1	3	Enable interrupts : I ← "1"	1
4	NOP	FF	1	2	No operation	
5	POP A	0D	1	4	$sp \leftarrow sp + 1, A \leftarrow M(sp)$	
6	POP X	2D	1	4	$sp \leftarrow sp + 1, X \leftarrow M(sp)$	
7	POP Y	4D	1	4	$sp \leftarrow sp + 1, Y \leftarrow M(sp)$	
8	POP PSW	6D	1	4	$sp \leftarrow sp + 1$ , $PSW \leftarrow M(sp)$	restored
9	PUSH A	0E	1	4	$M(sp) \leftarrow A, sp \leftarrow sp - 1$	
10	PUSH X	2E	1	4	$M(sp) \leftarrow X, sp \leftarrow sp - 1$	
11	PUSH Y	4E	1	4	$M(sp) \leftarrow Y, sp \leftarrow sp - 1$	
12	PUSH PSW	6E	1	4	$M(sp) \leftarrow PSW, sp \leftarrow sp - 1$	
13	RET	6F	1	5	Return from subroutine sp $\leftarrow$ sp +1, pc <sub>L</sub> $\leftarrow$ M( sp ), sp $\leftarrow$ sp +1, pc <sub>H</sub> $\leftarrow$ M( sp )	
14	RETI	7F	1	6	Return from interrupt $sp \leftarrow sp +1$ , $PSW \leftarrow M(sp)$ , $sp \leftarrow sp +1$ , $pc_L \leftarrow M(sp)$ , $sp \leftarrow sp +1$ , $pc_H \leftarrow M(sp)$	restored
15	STOP	EF	1	3	Stop mode (halt CPU, stop oscillator)	

SEP. 2004 Ver 1.3 vii



viii .SEP. 2004 Ver 1.3

#### **MASK ORDER & VERIFICATION SHEET** GMS81C1404-HG Customer should write inside thick line box. 1. Customer Information 2. Device Information Company Name Package 28SKDIP **28SOP** PFD Use YES NO **Application** YYYY חח MM PFD Level HIGH LOW Order Date Mask Data | File Name: ( .OTP) Tel: Fax: Check Sum: ( Name & Hitel Signature: 0000H Chollian Set "00" in this area Internet **EFFFH** F000H .OTP file data 3. Marking Specification [ (Please check mark into MagnaChip\* GMS81C1404-HGxxx YYWW **KOREA** 0 #1 index mark 4. Delivery Schedule Quantity MagnaChip Confirmation Date YYYY DD **Customer Sample** pcs YYYY MM DD Risk Order pcs 5. ROM Code Verification This box is written after "5. Verification". YYYY MM חח Approval Date: Verification Date: Please confirm our verification data. I agree with your verification data and confirm vou to make mask set. Fax: Tel: Check Sum: Name & Fax: Tel: Signature: Name & Signature: MagnaChip Semiconductor

#### MASK ORDER & VERIFICATION SHEET GMS81C1408-HG Customer should write inside thick line box. 1. Customer Information 2. Device Information Package Company Name 28SKDIP 28SOP PFD Use YES NO **Application** YYYY DD MM PFD Level HIGH LOW Order Date Mask Data | File Name: ( .OTP) Tel: Fax: Check Sum: ( Name & Hitel Signature: 0000H Chollian Set "00" in this area Internet DFFFH E000H .OTP file data 3. Marking Specification (Please check mark into [ MagnaChip= GMS81C1408-HGxxx **KOREA YYWW** #1 index mark 4. Delivery Schedule Quantity Date MagnaChip Confirmation MM DD YYYY **Customer Sample** pcs YYYY MM DD Risk Order pcs 5. ROM Code Verification This box is written after "5. Verification". YYYY MM DD MM DD Verification Date: Approval Date: Please confirm our verification data. I agree with your verification data and confirm you to make mask set. Fax: Tel: Check Sum: Name & Fax: Tel: Signature: Name & Signature: **MagnaChip Semiconductor** 2004.9

#### MASK ORDER & VERIFICATION SHEET **GMS81C1404E-HG** Customer should write inside thick line box. 1. Customer Information 2. Device Information Company Name Package 28SKDIP **28SOP** PFD Use YES NO **Application** YYYY חח MM PFD Level HIGH LOW Order Date Mask Data | File Name: ( .OTP) Tel: Fax: Check Sum: ( Name & Hitel Signature: 0000H Chollian Set "00" in this area Internet **EFFFH** F000H .OTP file data 3. Marking Specification (Please check mark into MagnaChip\* GMS81C1404E-HGxxx YYWW **KOREA** 0 #1 index mark 4. Delivery Schedule Quantity MagnaChip Confirmation Date DD YYYY **Customer Sample** pcs YYYY MM DD Risk Order pcs 5. ROM Code Verification This box is written after "5. Verification". YYYY MM חח Approval Date: Verification Date: Please confirm our verification data. I agree with your verification data and confirm vou to make mask set. Fax: Tel: Check Sum: Name & Fax: Tel: Signature: Name & Signature: MagnaChip Semiconductor

#### MASK ORDER & VERIFICATION SHEET **GMS81C1408E-HG** Customer should write inside thick line box. 1. Customer Information 2. Device Information Package Company Name 28SKDIP 28SOP YES PFD Use NO **Application** YYYY DD MM PFD Level HIGH LOW Order Date Mask Data | File Name: ( .OTP) Tel: Fax: Check Sum: ( Name & Hitel Signature: 0000H Chollian Set "00" in this area Internet DFFFH E000H .OTP file data 3. Marking Specification MagnaChip\* (Please check mark into [ GMS81C1408E-HGxxx **KOREA YYWW** #1 index mark 4. Delivery Schedule Quantity Date MagnaChip Confirmation MM DD YYYY **Customer Sample** pcs YYYY MM DD Risk Order pcs 5. ROM Code Verification This box is written after "5. Verification". YYYY MM DD MM DD Verification Date: Approval Date: Please confirm our verification data. I agree with your verification data and confirm you to make mask set. Fax: Tel: Check Sum: Name & Fax: Tel: Signature: Name & Signature: **MagnaChip Semiconductor** 2004.9